20-nm ready for tape out in 2012, says ST
June 07, 2010 // Peter Clarke
STMicroelectronics NV will be ready to tape out designs using a 20-nm CMOS low power process technology in the fourth quarter of 2012, according to Jean-Marc Chery, the company's chief technology officer.
However, ST is not indicating it will ready to make those designs itself, which raises questions about how long ST can rely on its 300-mm wafer fab in Crolles, near Grenoble, France to be its leading-edge R&D and production site.
Chery was speaking at ST's annual analysts's day held here. The company's executives said the company was aiming at 5 to 7 percent capex to sales ratio as part of the "asset lighter" strategy the company is pursuing. It achieved 5.3 percent in 2009. However, that appears to leave no room for ST to ever lay down the several billions of dollars needed to wholly-own a new leading-edge fab.
Whatever does get taped out in a 20-nm design in 2012 is likely to be manufactured first at GlobalFoundries wafer fab in Dresden, Germany or another foundry that is also in the International Semiconductor Development Alliance (ISDA) based around IBM Microelectronics. It could even be one of the first designs to be made at a newly-opened GlobalFoundries fab in New York.
GlobalFoundries is known to be working on a 22-nm process at Dresden which will be used to start operations at the Albany fab that is underconstruction.
"I am very confident we will be able to tape out 20-nm LP in Q4 2012," said Chery. His slide showed that while work on 20-nm is for delivery to ST through an ISDA fab is beginning now in the second quarter of 2010, the same work for delivery through an STMicroelectronics fab is not due to start until Q1 2012.
ST has some processes on its roadmap including general purpose 40-nm and 28-nm that it does not intend to be able to manufacture itself, according to Chery's presentation.
"Beyond 20-nm we will have to change the transistor architecture. Planar will be unable to sustain [suitable operation] below 20-nm." Chery said ST faces a choice between fully depeleted silicon-on-insulator (FD-SOI) and FinFETs. Of course ST will only be a participant in those decisions, which are likely to be taken among the lead manufacturing partners within ISDA.
"Unfortunately you must use double-patterning, which affects productivity." Chery said he expects cost of ownership issues around extreme ultraviolet lithography to be "confirmed" in the third or fourth quarter of this year allowing decisions about a move to EUV lithography to be taken thereafter.
GaN-on-silicon LEDs to grow market share to 40 percent by 2020
December 09, 2013
The penetration of gallium nitride-on-silicon (GaN-on-Si) wafers into the light-emitting diode (LED) market is forecast to ...
Pebble CEO turns back clock
Tyndall National Institute captures snapshots of moving atoms under bursts of light
Measurement technique allows survey of 3D micro objects
The Top 10 Most Popular Power Management Technical Articles of 2013
Qualcomm to evaluate CEA-Letiís sequential 3D transistor technology
December 09, 2013
CEA-Leti announced an agreement with Qualcomm Technologies, to assess the feasibility and the value of Letiís sequential ...
Thermoelectronic generator design improves efficiency of heat and solar energy into electricity
Multithreading boosts ThreadX on MIPS cores
UK distribution sees 5% growth in 2014
- 3mm ◊ 3mm QFN IC Directly Monitors 0V to 80V Supplies
- UltraCMOSģ Semiconductor Technology Platforms: A Rapid Advancement of Process & Manufacturing
- Adaptive Cell Converter Topology Enables Constant Efficiency in PFC Applications
- Isolated 4-Channel, Thermocouple/RTD Temperature Measurement System with 0.5įC Accuracy
InterviewPerformance monitoring solution helps provide intelligent control of high power systems
A performance monitoring solution designed to enable companies to monitor high power IGBT module systems in locomotive, wind turbine, High Voltage DC and industrial drive applications was unveiled this ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
Internet of Things (IoT) manufacturer Ciseco has launched the Raspberry Pi ‘Wireless Inventors Kit’ (RasWIK), featuring 88 pieces to provide everything a Pi owner needs to follow a series of step-by-step projects or to create their own wireless devices, without the need for configuration or even writing code.
RasWIK has been designed to be highly accessible, demystifying the dark art of wireless and enabling anyone with basic computing skills to begin building wireless devices with a Raspberry Pi. You can create anything from a simple traffic light, to a battery monitor, or even a temperature gauge that sends data to the Xively IoT cloud so billions can access the data.This month, Ciseco is giving away twelve Raspberry Pi Wireless Inventors kits, worth £49.99 each for EETimes Europe's readers to win.
And the winners are...
In our previous reader offer, Farsens was giving away five kits for EEtimes Europe readers to evaluate its FenixVortex, Kineo and X1 wireless, battery free sensor tags.
Lucky winners include Mr A. Neil from the UK, Mr. E. Delvaux from Belgium, Mr Lengal from the Czech Republic, Mr H. Bijlsma from the Netherlands, and Mr G. Pfaff from Germany. All should be receiving their packages soon. Lets wish them some interesting findings with their projects.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.