22nm FPGA maker takes on Xilinx and Altera
April 24, 2012 // Nick Flaherty
Achronix Semiconductor has launched a family of 22nm high density FPGA devices to take on market leaders Xilinx and Altera.
The Speedster 22i HD and HP product families are the first FPGAs to be built on Intel’s 22nm process technology using the new FinFET transistors and include fully integrated hard IP protocol functions targeted at communications applications. These include the entire I/O protocol stack for 10/40/100 Gigabit Ethernet, Interlaken, PCI Express Gen1, 2 and 3 and memory controllers for 2.133Gbps DDR3.
The first devices to ship are the high density synchronous HD family that provides up to 1.7 million effective LUTs (look up tables) and 144Mbits of embedded RAM. The high end device includes sixteen 28Gbps SerDes, sixty four 12.75Gbps SerDes and 960 general purpose 2.133Gbps I/O lines. The family is aimed at high-end switch and bridging applications.
The HD family is a departure for Achronix which used a self-timed design for its previous high speed FPGAs built in 65nm. Moving to a traditional clocked architecture with higher densities is a direct challenge to the high end, high margin parts from the two main competitors.
The 22nm technology gives a power advantage over the 28nm devices that are starting to ship, says Holt, with a typical power consumption of 24W for the largest devices, half that of 28nm devices, mainly from the integrated I/O blocks and static power advantage of the FinFET transistors.
“Part of our differentiating strategy is to integrate best-in-class, silicon-proven IP,” said John Lofton Holt, Achronix’s founder and Chairman of the Board. “For example, beyond the power and performance advantages afforded by Intel’s 22nm process, our Speedster22i devices also use an entire portfolio of industry-leading I/O, core and packaging IP that was developed by Intel. This helped us achieve previously unreachable levels of performance and signal integrity, and at the same time, reduce our development time and development costs.”
Achronix is still using its patented picoPIPE self-timed architecture for the HP family that operates at up to 1.5 GHz but with half the density, and are aimed at feed-forward data flow and DSP applications. The largest member of the HP family has 250 thousand LUTs and 64 megabits of embedded RAM.
Both the HD and HP families are supported in Achronix’s mature ACE design tools version 4.2 which is built on the Eclipse open source platform and run under both Windows and Linux operating systems. Additionally, Achronix provides HDL Synthesis tools from both Synopsys and Mentor as part of the ACE tool suite.
Engineering samples of the HD1000 will begin shipping in Q3 2012. The HD1000 is the industry’s largest FPGA with over 1 million effective LUTs and 84 Mb of embedded RAM. The remaining HD and HP devices will be rolled out in the following 12 months.
Multithreading boosts ThreadX on MIPS cores
December 06, 2013
Imagination Technologies and Express Logic have expanded their support of the ThreadX real time operating system on Imagination’s ...
UK distribution sees 5% growth in 2014
Global M2M innovations design contest
PHI Group plans acquisition Nord Energy to extend LED street lighting offering
EV market is much more than passenger cars - and it's booming
Stanene may be better than Graphene
December 06, 2013
A team of researchers led by Stanford University professor Shoucheng Zhang now have high hopes that a new material they call ...
US demand for LED lighting to grow more than 10 percent annually to 2017, reports Freedonia
Women demand different connectivity functions in the car
Advanced batteries reached $10.8bn in market value in 2012, reports Navigant Research
- 3mm × 3mm QFN IC Directly Monitors 0V to 80V Supplies
- UltraCMOS® Semiconductor Technology Platforms: A Rapid Advancement of Process & Manufacturing
- Adaptive Cell Converter Topology Enables Constant Efficiency in PFC Applications
- Isolated 4-Channel, Thermocouple/RTD Temperature Measurement System with 0.5°C Accuracy
InterviewPerformance monitoring solution helps provide intelligent control of high power systems
A performance monitoring solution designed to enable companies to monitor high power IGBT module systems in locomotive, wind turbine, High Voltage DC and industrial drive applications was unveiled this ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
Internet of Things (IoT) manufacturer Ciseco has launched the Raspberry Pi ‘Wireless Inventors Kit’ (RasWIK), featuring 88 pieces to provide everything a Pi owner needs to follow a series of step-by-step projects or to create their own wireless devices, without the need for configuration or even writing code.
RasWIK has been designed to be highly accessible, demystifying the dark art of wireless and enabling anyone with basic computing skills to begin building wireless devices with a Raspberry Pi. You can create anything from a simple traffic light, to a battery monitor, or even a temperature gauge that sends data to the Xively IoT cloud so billions can access the data.This month, Ciseco is giving away twelve Raspberry Pi Wireless Inventors kits, worth £49.99 each for EETimes Europe's readers to win.
And the winners are...
In our previous reader offer, Farsens was giving away five kits for EEtimes Europe readers to evaluate its FenixVortex, Kineo and X1 wireless, battery free sensor tags.
Lucky winners include Mr A. Neil from the UK, Mr. E. Delvaux from Belgium, Mr Lengal from the Czech Republic, Mr H. Bijlsma from the Netherlands, and Mr G. Pfaff from Germany. All should be receiving their packages soon. Lets wish them some interesting findings with their projects.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.