3D packaging takes a key step forward as TSMC tapes out CoWoS chips
October 12, 2012 // Nick Flaherty
Fabless chip companies will have more design options for 3D integration and smaller footprint packaging as TSMC tapes out its first CoWoS (Chip on Wafer on Substrate) test chips using the JEDEC Wide I/O mobile DRAM interface.
The milestone demonstrates the industry’s system integration trend to achieve increased bandwidth, higher performance and superior energy efficiency by mounting the DRAM directly on the logic chip as a substrate using the Wide I/O interface.
TSMC’s CoWoS technology provides the front-end manufacturing through chip on wafer bonding process before forming the final component. Along with Wide I/O mobile DRAM, the integrated chips provide optimized system performance and a smaller form factor with significantly improved die-to-die connectivity bandwidth.
CoWoS is an integrated process technology that attaches silicon chips to a wafer through chip on wafer (CoW) bonding process. The CoW chip is attached to the substrate (CoW-On-Substrate) to form the final component and the technology has now entered the pilot production stage.
Key to the tapeout is the ecosystem with Wide I/O DRAM coming from SK Hynix, Wide I/O mobile DRAM IP from Cadence Design Systems and EDA tools from Cadence and Mentor Graphics.
The design flow includes the management of placement and routing of bumps, pads, interconnections, and C4 bumps; innovative combo-bump structure; accurate extraction and signal integrity analysis of high-speed interconnects between dies; thermal analysis from chip to package to system; and an integrated 3D testing methodology for die-level and stacking-level tests.
“Silicon validation is a critical step in the development of a highly advanced and complete CoWoS design solution,” said Cliff Hou, Vice President of Research and Development at TSMC. “The successful demonstration of the JEDEC Wide I/O mobile DRAM interface highlights the significant progress TSMC and its ecosystem partners have made to capitalize on the performance, energy efficiency and form factor advantages of CoWoS technology.”
”TSMC and Cadence have worked together to validate the industry’s first design IP for Wide I/O in TSMC’s CoWoS process,” said Martin Lund, Senior VP of Research and Development for the SoC Realization Group at Cadence. “Our design IP is capable of over 100Gbit/sec of DRAM bandwidth at very low power when connected to Wide I/O devices meeting the JEDEC JESD229 Standard.”
Ag nanodiscs to boost MoS2's LED performance
April 01, 2015
Researchers at Northwestern University's McCormick School of Engineering have fabricated a series of silver nanodiscs which ...
MOSTCO demos integration of MOST bus with Autosar
IoT encryption: a revenue driver for CSPs
3D Qualcomm SoCs by 2016
How will deep learning change SoCs?
Electronics printed in France
March 31, 2015
During an industry meeting last week, the French association of printed electronics (Association Française de l'Électronique ...
Sony licenses bonding technology from Ziptronix
Delphi selected to build Audi’s autopilot computer
Medical chip market on 12% CAGR
- High-Speed, Real-Time Recording Systems Handbook
- New Linear Regulators Solve Old Problems
- Intelligent Over Temperature Protection for LED Lighting Applications
- Intel helps to Turbocharge Infotainment Systems Designs
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, DecaWave is offering EETimes Europe's readers the chance to win two TREK1000 kits to evaluate its Ultra-Wideband (UWB) indoor location and communication DW1000 chip in different real-time location system topologies.
Worth €947, the kit allow designers to prove a concept within hours and have a prototype ready in days. Based on the two-way ranging scheme, the kit lets you test...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.