3D packaging takes a key step forward as TSMC tapes out CoWoS chips
October 12, 2012 // Nick Flaherty
Fabless chip companies will have more design options for 3D integration and smaller footprint packaging as TSMC tapes out its first CoWoS (Chip on Wafer on Substrate) test chips using the JEDEC Wide I/O mobile DRAM interface.
The milestone demonstrates the industry’s system integration trend to achieve increased bandwidth, higher performance and superior energy efficiency by mounting the DRAM directly on the logic chip as a substrate using the Wide I/O interface.
TSMC’s CoWoS technology provides the front-end manufacturing through chip on wafer bonding process before forming the final component. Along with Wide I/O mobile DRAM, the integrated chips provide optimized system performance and a smaller form factor with significantly improved die-to-die connectivity bandwidth.
CoWoS is an integrated process technology that attaches silicon chips to a wafer through chip on wafer (CoW) bonding process. The CoW chip is attached to the substrate (CoW-On-Substrate) to form the final component and the technology has now entered the pilot production stage.
Key to the tapeout is the ecosystem with Wide I/O DRAM coming from SK Hynix, Wide I/O mobile DRAM IP from Cadence Design Systems and EDA tools from Cadence and Mentor Graphics.
The design flow includes the management of placement and routing of bumps, pads, interconnections, and C4 bumps; innovative combo-bump structure; accurate extraction and signal integrity analysis of high-speed interconnects between dies; thermal analysis from chip to package to system; and an integrated 3D testing methodology for die-level and stacking-level tests.
“Silicon validation is a critical step in the development of a highly advanced and complete CoWoS design solution,” said Cliff Hou, Vice President of Research and Development at TSMC. “The successful demonstration of the JEDEC Wide I/O mobile DRAM interface highlights the significant progress TSMC and its ecosystem partners have made to capitalize on the performance, energy efficiency and form factor advantages of CoWoS technology.”
”TSMC and Cadence have worked together to validate the industry’s first design IP for Wide I/O in TSMC’s CoWoS process,” said Martin Lund, Senior VP of Research and Development for the SoC Realization Group at Cadence. “Our design IP is capable of over 100Gbit/sec of DRAM bandwidth at very low power when connected to Wide I/O devices meeting the JEDEC JESD229 Standard.”
Endoscopic measurement method allows quieter, more reliable jet engines
December 21, 2014
A team of scientists from German aerospace research centre DLR has developed an optical measurement method that enables direct ...
Pathway to converting sunlight to electricity is indentified
How industrial IoT will drive the MEMS market indirectly
Successful with phones & drones, Parrot ponders farming
Qimonda's late legacy: 28nm FeRAM
Volvo airs cloud-based cyclist protection system
December 19, 2014
The facts are disturbing: 50 percent of all cyclists killed in Europe's traffic have collided with a car. In Germany, the ...
Sony transforms eyewear into smart augmented reality devices
Harman grabs hidden infotainment gem S1nn
Alps Electric puts cash into Qualtre
- New life for Embedded systems in the Internet of Things
- Virtualization and the Internet of Things
- RF/Microwave Instrumentation “S” Series Amplifiers
- Application Guide to RF Coaxial Connectors and Cables
InterviewCEO interview: Bosch's IoT startup is all about the system
Thorsten Mueller, CEO of Bosch Connected Devices and Solutions GmbH (Reutlingen, Germany), has been guiding the latest startup subsidiary of Robert Bosch GmbH since 2013 when he started the initiative ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten BeMicro Max 10 FPGA evaluation boards together with an integrated USB-Blaster, each package being worth 90 Euros, for EETimes Europe's readers to win.
Designed to get you started with using an FPGA, the BeMicro Max 10 adopts Altera's non-volatile MAX 10 FPGA built on 55-nm flash process.
The MAX 10 FPGAs are claimed to revolutionize...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.