3D packaging takes a key step forward as TSMC tapes out CoWoS chips
October 12, 2012 // Nick Flaherty
Fabless chip companies will have more design options for 3D integration and smaller footprint packaging as TSMC tapes out its first CoWoS (Chip on Wafer on Substrate) test chips using the JEDEC Wide I/O mobile DRAM interface.
The milestone demonstrates the industry’s system integration trend to achieve increased bandwidth, higher performance and superior energy efficiency by mounting the DRAM directly on the logic chip as a substrate using the Wide I/O interface.
TSMC’s CoWoS technology provides the front-end manufacturing through chip on wafer bonding process before forming the final component. Along with Wide I/O mobile DRAM, the integrated chips provide optimized system performance and a smaller form factor with significantly improved die-to-die connectivity bandwidth.
CoWoS is an integrated process technology that attaches silicon chips to a wafer through chip on wafer (CoW) bonding process. The CoW chip is attached to the substrate (CoW-On-Substrate) to form the final component and the technology has now entered the pilot production stage.
Key to the tapeout is the ecosystem with Wide I/O DRAM coming from SK Hynix, Wide I/O mobile DRAM IP from Cadence Design Systems and EDA tools from Cadence and Mentor Graphics.
The design flow includes the management of placement and routing of bumps, pads, interconnections, and C4 bumps; innovative combo-bump structure; accurate extraction and signal integrity analysis of high-speed interconnects between dies; thermal analysis from chip to package to system; and an integrated 3D testing methodology for die-level and stacking-level tests.
“Silicon validation is a critical step in the development of a highly advanced and complete CoWoS design solution,” said Cliff Hou, Vice President of Research and Development at TSMC. “The successful demonstration of the JEDEC Wide I/O mobile DRAM interface highlights the significant progress TSMC and its ecosystem partners have made to capitalize on the performance, energy efficiency and form factor advantages of CoWoS technology.”
”TSMC and Cadence have worked together to validate the industry’s first design IP for Wide I/O in TSMC’s CoWoS process,” said Martin Lund, Senior VP of Research and Development for the SoC Realization Group at Cadence. “Our design IP is capable of over 100Gbit/sec of DRAM bandwidth at very low power when connected to Wide I/O devices meeting the JEDEC JESD229 Standard.”
Floating surge stopper provides unlimited overvoltage protection
May 17, 2013
Protecting sensitive electronic circuitry from voltage transients is an essential part of any system be it automotive, industrial, ...
Altera to integrate Enpirion power interfaces into its FPGAs
Automation CAN group plans permanent interoperability test capability
Opening up new user-interaction scenarios with Time-of-Flight measurements
Goepel electronic initiates Cooperation Network with EMS companies
The number of charging stations for electrical vehicles is expected to soar by 20220, study says
May 17, 2013
The number of electric vehicle charging stations is set to soar globally by 2020, supporting a shift in driving away from ...
In automotive lighting, LEDs still lacks of horsepower, study says
Ultra-low-power SoC supports world's smallest Bluetooth location stickers
Imec and Renesas collaborate on ultra-low power short range radios
InterviewWireless control drives Atmel in Europe
Atmel's recent acquisition of Osmo Devices with a WiFi Direct design center in Cambridge and some key microcontroller launches has seen the company focus heavily on wireless control in Europe says Jörg ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
The development platform for i.MX 6Quad from element14 (built to the Freescale SABRE Lite design) is an evaluation platform featuring the powerful i.MX 6Q, a multimedia application processor with Quad ARM Cortex-A9 cores at 1.2 GHz from Freescale Semiconductor.
This month, Freescale and element14 are giving away five such platforms, worth £128.06 each, for EETimes Europe's readers to win. The platform helps evaluate the rich set of peripherals and includes a 10/100/Gb Ethernet port, SATA-II, HDMI v1.4, LVDS, parallel RGB interface, touch screen interface, analog headphone/microphone, micro TF and SD card interface, USB, serial port, JTAG, camera interface, and input keys for Android.
And the winners are...
In our previous reader offer, Pico Technology was giving away one of its recently launched PicoScope 3207B, a 2-channel USB 3.0 oscilloscope worth 1451 Euros. Lucky winner Mr L. Sanchez-Gonzalez from Spain should be receiving his PicoScope 3207B soon. Let's wish them some interesting findings with his projects.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.