Modeling stress-induced variability at advanced IC process nodes
May 14, 2012 // By Philippe Hurat and Fang-Cheng Chang
As design teams move to IC process nodes at 40nm and below, timing and power variability become more and more of a concern. To maximize system performance and meet timing and power goals, designers must find ways to model and mitigate variability.
A leading cause of systematic variability at advanced process nodes is the application of mechanical stress to transistors – even when the stress is applied intentionally to enhance performance in CMOS ICs. At 28nm and 20nm, in particular, design flows and EDA signoff tools must be able to analyze and mitigate stress-induced variability.
Read the full article on page 34 of our May digital edition.All news
Google-led group preempts HEVC
September 03, 2015
Internet giants Google and Cisco have banded together with Amazon and Netflix, two large streaming service players, along ...
IT security is changing: if the SIEM is dead, what's next?
The future of print and paper: digital hybrids
Google backer offers $50 million quantum computer investment
Solar-charged transparent Li-ion battery promises 'smart windows'
Domain controller concept gains traction
September 02, 2015
Automotive supplier ZF TRW has won two business contracts for the second generation of its Safety Domain ECUs. The orders ...
Does a Chinese bid for GloFo make sense?
Imec laminates stretchable LED display onto garments
IoT conquers consumer electronics
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
- Software-Defined Radio Handbook
- Why Making the Move from a Variable Transformer to a VariPLUS is the Right Decision
- Automating Leakage and Functional Testing
InterviewCEO interview: Ambiq sees broader options for low voltage
Mike Noonen, recently appointed interim CEO at microcontroller startup Ambiq Micro, discusses the focus and opportunities for this pioneering company designing circuits that can operate below the threshold ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altera is giving away three of its second-generation Nios II Embedded Evaluation Kit (NEEK), worth 9 each, for EETimes Europe's readers to win.
The feature-rich platform provides a fast and simple way for embedded designers to experience the capabilities of a custom embedded processor in a non-volatile FPGA.
MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.