Modeling stress-induced variability at advanced IC process nodes
May 14, 2012 // By Philippe Hurat and Fang-Cheng Chang
As design teams move to IC process nodes at 40nm and below, timing and power variability become more and more of a concern. To maximize system performance and meet timing and power goals, designers must find ways to model and mitigate variability.
A leading cause of systematic variability at advanced process nodes is the application of mechanical stress to transistors – even when the stress is applied intentionally to enhance performance in CMOS ICs. At 28nm and 20nm, in particular, design flows and EDA signoff tools must be able to analyze and mitigate stress-induced variability.
Read the full article on page 34 of our May digital edition.All news
CE marking misconceptions
March 27, 2015
Products that fall under a CE marking Directive cannot be imported into the EU unless they show the CE marking, which is ...
Fraunhofer launches test centre for high-voltage batteries
Auto chip market: upheaval ahead
USD 10,000 worth of components offered in Digi-Key/Silicon Labs IoT contest
Richard Feynman and homomorphic filtering
Giant spider-bot needs your inspiration
March 26, 2015
Mouser Electronics has partnered with celebrity engineer Grant Imahara to call on engineers of all levels to collaborate ...
Smart cities will see it all
ST drops in 2014 MEMS ranking, says IHS
Samsung SDI forges microgrid systems alliance with ABB
- Intelligent Over Temperature Protection for LED Lighting Applications
- Intel helps to Turbocharge Infotainment Systems Designs
- High Performance Portable DC Bench Power Supply: Save Money and Free Up Bench Real Estate by Building Your Own
- Software-Defined Radio Handbook
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Freescale is giving away 5 RIoTboards, worth 74 dollars each, for EETimes Europe's readers to win.
Designed to run Android operating systems efficiently or to run under Linux, the board is based on the Freescale i.MX 6Solo processor; using the ARM Cortex-A9 architecture.
The RIoTboard platform also includes a rich set of peripherals including a 10M/100M/Gb Ethernet port, 1...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.