A Novel Approach to Catch Boundary Optimization Using Logic Equivalence Checking
February 23, 2011 // A. Srivastava ,S. Belwal, Freescale India // 0 commentsDownload White Paper 157Ko
Boundary optimization is a technique used while logic synthesis for proper area, timing and power optimization. Boundary optimization may result in about 5-10% of standard cell area reduction and 2-5% of timing improvement. While synthesizing a design, a synthesis engineer has to decide the list modules which should be boundary optimized and which should not. Wrong boundary optimization may require setup changes for already up tool environment or sometimes re-synthesis with proper boundary optimization constraints. The proposed flow netlist corruption can be caught much before in design flow and SoC design cycle time can be reduced by ensuring of proper netlist quality.
Most popular PapersRead more
Whitepaper Series Part 1 - Underwater Connectivity
December 07, 2014 | Cathy Kirschner, Northwire, Inc. | 222923215
Halogen-free options and increased performance for terminal blocks
November 20, 2014 | Patrick Duis, Application Development Engineer Connectors DSM | 222923056
Sunlight Readability and Durability of Projected Capacitive Touch Displays for Outdoor Applications
November 05, 2014 | Erin Bludau, Ocular | 222922807
Advancing the smart factory through technology innovation
September 24, 2014 | Karl-Heinz Steinmetz | 222922466
- New life for Embedded systems in the Internet of Things
- Virtualization and the Internet of Things
- RF/Microwave Instrumentation “S” Series Amplifiers
- Application Guide to RF Coaxial Connectors and Cables
InterviewCEO interview: Bosch's IoT startup is all about the system
Thorsten Mueller, CEO of Bosch Connected Devices and Solutions GmbH (Reutlingen, Germany), has been guiding the latest startup subsidiary of Robert Bosch GmbH since 2013 when he started the initiative ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten BeMicro Max 10 FPGA evaluation boards together with an integrated USB-Blaster, each package being worth 90 Euros, for EETimes Europe's readers to win.
Designed to get you started with using an FPGA, the BeMicro Max 10 adopts Altera's non-volatile MAX 10 FPGA built on 55-nm flash process.
The MAX 10 FPGAs are claimed to revolutionize non-volatile integration by delivering advanced processing capabilities in a low-cost, instant-on, small form factor programmable logic device.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.