A Novel Approach to Catch Boundary Optimization Using Logic Equivalence Checking
February 23, 2011 // A. Srivastava ,S. Belwal, Freescale India // 0 commentsDownload White Paper 157Ko
Boundary optimization is a technique used while logic synthesis for proper area, timing and power optimization. Boundary optimization may result in about 5-10% of standard cell area reduction and 2-5% of timing improvement. While synthesizing a design, a synthesis engineer has to decide the list modules which should be boundary optimized and which should not. Wrong boundary optimization may require setup changes for already up tool environment or sometimes re-synthesis with proper boundary optimization constraints. The proposed flow netlist corruption can be caught much before in design flow and SoC design cycle time can be reduced by ensuring of proper netlist quality.
Most popular PapersRead more
Solutions that Integrate BioCompatic: Class VI Silicone cable assembly
March 16, 2015 | Northwire, Inc. | 222924176
Accelerate SDN and NFV with Off-the-Shelf Software
January 31, 2015 | Intel Intelligent Systems | 222923680
- The Revolution Resolution in Medical Imaging
- Smart Capacitive Design Tips
- Wireless MCUs and IoT
- Low Power Bi-directional Level Shifter
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, DecaWave is offering EETimes Europe's readers the chance to win two TREK1000 kits to evaluate its Ultra-Wideband (UWB) indoor location and communication DW1000 chip in different real-time location system topologies.
Worth €947, the kit allow designers to prove a concept within hours and have a prototype ready in days. Based on the two-way ranging scheme, the kit lets you test three different topologies.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.