A Novel Approach to Catch Boundary Optimization Using Logic Equivalence Checking
February 23, 2011 // A. Srivastava ,S. Belwal, Freescale India // 0 commentsDownload White Paper 157Ko
Boundary optimization is a technique used while logic synthesis for proper area, timing and power optimization. Boundary optimization may result in about 5-10% of standard cell area reduction and 2-5% of timing improvement. While synthesizing a design, a synthesis engineer has to decide the list modules which should be boundary optimized and which should not. Wrong boundary optimization may require setup changes for already up tool environment or sometimes re-synthesis with proper boundary optimization constraints. The proposed flow netlist corruption can be caught much before in design flow and SoC design cycle time can be reduced by ensuring of proper netlist quality.
Most popular PapersRead more
Building Blocks for the Internet of Things
August 01, 2014 | Kumar Balasubramanian, Intelligent Solutions, Intel® Corporation | 222921947
Exploring the Business Model Evolution of High-Tech Equipment Manufacturers
June 16, 2014 | Safenet | 222921441
- What secrets do fluid colours tell us?
- Challenges in Hierarchical Timing Closure Using Various Timing Models
- The Hidden Limitations of FEC
- Comparing harmonics mitigation techniques
InterviewCEO interview: Tronics' Langlois makes moves in MEMS
Pascal Langlois has been CEO at Tronics for nine months. He discusses plans for the company and directions for the complex and diverse MEMS technology sector.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altium Ltd is offering EETimes Europe's readers the chance to win one TASKING VX-Toolset for ARM Cortex-M Premium Edition, normally licensed for 2.395 Euros, for ultra-rapid prototyping and code development around ARM Cortex-M based microcontrollers.
The VX-toolset for ARM is the first TASKING compiler suite to receive the Software Platform technology, which is seamlessly integrated into the toolset's Eclipse based IDE. The complete offering also includes a C/C++ compiler, simulator and hardware debugger, and a wide collection of frequently used middleware components, such as TCP/IP, USB, CAN, web server, graphical user-interface, and an RTOS. At the cost of a traditional development toolset the developer gets everything needed to build an application much faster than is possible with other compiler suites and additional third party middleware components.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.