Print  |  Send  |   

A Novel Approach to Catch Boundary Optimization Using Logic Equivalence Checking

February 23, 2011 // A. Srivastava ,S. Belwal, Freescale India // 0 comments

A Novel Approach to Catch Boundary Optimization Using Logic Equivalence Checking Download White Paper 157Ko

Boundary optimization is a technique used while logic synthesis for proper area, timing and power optimization. Boundary optimization may result in about 5-10% of standard cell area reduction and 2-5% of timing improvement. While synthesizing a design, a synthesis engineer has to decide the list modules which should be boundary optimized and which should not. Wrong boundary optimization may require setup changes for already up tool environment or sometimes re-synthesis with proper boundary optimization constraints. The proposed flow netlist corruption can be caught much before in design flow and SoC design cycle time can be reduced by ensuring of proper netlist quality.

All White Papers

Submit a white paper

Follow us

Fast, Accurate & Relevant for Design Engineers only!

Technical papers     

Linear video channel


Read more

This month, Microsemi is giving away two SmartFusion2 dual-axis motor control starter kits, worth 9 each, for EETimes Europe's readers to win.
The kit will let you try out Microsemi's deterministic motor control solution, compliant with industry coding standards for developing safe and reliable software for embedded applications.


Design centers     

Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.


You must be logged in to view this page

Login here :