ARM signs 64-bit deal with Cavium
August 03, 2012 // Peter Clarke
Fabless networking chip firm Cavium Inc., (San Jose, CA) has announced that it is planning to deliver a family of multicore system-chips based on full custom cores designed to implement the 64-bit ARMv8 instruction set architecture from ARM Holdings plc (Cambridge, England), The chips will be aimed at "cloud" and data center opportunities, the company said.
The so-called Project Thunder processors will be offered alongside Octeon and Nitrox processor families. Octeon processors are based on core licenses from MIPS Technologies Inc. (Sunnyvale, Calif.). Cavium said it has chosen to use MIPS or ARM architectures based upon the target end market, industry trends, installed software base, ecosystem and customer demand.
Project Thunder will provide a scalable family of 64-bit ARMv8 processors incorporated into an SoC architecture that includes workload accelerators and industry standard I/O ports. The company did not indicate how many cores it is expects family members to include or how soon they would be available in the market. Cavium did say it would announce details at a later date.
Cavium is aiming to provide a 10 times improvement in the price, performance and power over rivals' alternatives for the target applications.
The ARMv8 architecture from processor IP licensor ARM is the first to include 64-bit execution.
ARM has tipped two ARMv8 cores that are being designed for implementation in 20-nm silicon and expected to come to market in 2014. These are codenamed Atlas and Apollo (see ARM tips gods and heroes roadmap).
"Cavium is a leading multicore processor vendor and has delivered highly differentiated SoCs including a range of ARM processor-based products for many years," said Warren East, CEO of ARM, in a statement.
In the same statement Syed Ali, CEO of Cavium, said: "The adoption of the ARMv8 architecture combined with ARM's extensive software ecosystem will enable us to extend the reach of our innovative, high performance multicore SoCs to new customers and applications."
Rohm buys Renesas wafer fab
May 25, 2015
Rohm Co. Ltd. (Kyoto, Japan) has moved to acquire a 200mm wafer fab from Renesas Electronics Corp. for 450 million yen (about ...
SK Hynix, Sharp move up chip vendor ranking
IDT partners EPC to integrate GaN and silicon technologies
Reduce EMI with 42-V, 5-A synchronous step-down silent switcher
Egg-shaped micro home runs on wind, solar power
Extensible CPU cores exploit IoT's vast potential
May 22, 2015
Cisco Systems has predicted that by 2020, there will be 50 billion “things” connected to the Internet up from 15 billion ...
Audi connects to Baidu, Huawei at CES Asia
LED roadway solutions focus on rural, remote communities
New class of magnets attract energy harvesting attention
- Integrating GPS into consumer products
- Controlling LED Lighting Using Triacs and Quadracs
- Automotive Designs Demand Low EMI Synchronous Buck Converters
- Smart Capacitive Design Tips
InterviewCEO interview: What's next after Tower's turn-around?
May 2015 marks the tenth anniversary of Russell Ellwanger taking over as CEO of speciality foundry Tower Semiconductor Ltd. (Migdael Haemek, Israel), which now trades as TowerJazz. And so EE Times Europe ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
In this month's reader offer, Analog Devices is giving away five Blackfin Low-Power Imaging Platform (BLIP) Development Systems (ADZS-BF707-BLIP2), worth 199 dollars each, for EETimes Europe's readers to win.
Targeting demanding ultra-low-power, real-time applications for image sensing and advanced audio, the development platform leverages the company’s ADSP-BF707BBCZ-4 Blackfin processor as...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.