Atrenta ships 4.7 release of SpyGlass RTL analysis and optimization platform
May 03, 2012 // Julien Happich
Atrenta announced the availability version 4.7 of its SpyGlass RTL analysis and optimization platform. This latest release of SpyGlass delivers automated RTL power reduction that is, according to the EDA vendor, 2X more effective across a broad range of designs when compared to previous releases.
Run-time and memory usage have also been enhanced in 4.7 – customers have reported running 280 million gate designs flat through SpyGlass in four hours.
Many of the analysis features of SpyGlass have also been improved. UPF 2.0 support has been extended in SpyGlass Power Verify. A unique power intent-aware CDC analysis has been introduced that enables early verification of CDC issues around isolation logic at RTL. Glitch detection reporting has been enhanced and SpyGlass DFT DSM now provides at-speed testability analysis that is more comprehensive. SpyGlass Constraints analysis now enables designers to consolidate SDCs associated with different modes into a single SDC through an SDC mode merge capability.
New features in SpyGlass 4.7 include an improved user interface for SpyGlass Physical that provides designers the capability to quickly analyze and pinpoint logical congestion issues within their RTL. Also included in this release is a unique design complexity analysis addition to SpyGlass Advanced Lint based on cyclomatic metrics. The Atrenta Console graphical user interface also provides several usability enhancements for netlist and schematic viewing.
Visit Atrenta at www.atrenta.comAll news
High voltage LEDs help simplify compact fixture design
March 11, 2014
Philips Lumileds has launched a mid-power LED which allows lighting manufacturers to design in high voltage drivers that ...
Fullerene-free organic solar cells achieve record conversion efficiency
Abu Dhabi creates iMicro hub for microsystems research
Low-power wireless modules market reaches USD1.40bn in 2014
Certification program clears market path for LED luminaires
Executive Interview: Channelling higher power into smaller packages
March 11, 2014
EE Times Europe Power Management's editor, Paul Buckley interviews Phil Davies, VP Global Sales & Marketing of Vicor ...
Energy efficient 4-Gb DDR3 memory enters mass production
The EFM32 Zero Gecko starter kit in stock at RS Components
Novel nickel-manganese-cobalt cathode technology gains patent clearance
- DSM presents: Select the best plastic for DDR4
- Wireless Sensor Network Challenges and Solutions
- Putting FPGAs to Work in Software Radio Systems Handbook
- Real-Time Spectrum Analysis for Troubleshooting 802.11n/ac WLAN Devices
InterviewExecutive Interview: Channelling higher power into smaller packages
EE Times Europe Power Management's editor, Paul Buckley interviews Phil Davies, VP Global Sales & Marketing of Vicor plc to discover what the leading power conversion company sees as the major technology ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Freescale is giving away ten RIoTboards, worth 74 dollars each, for EETimes Europe's readers to win.
Designed to run Android operating systems efficiently or to run under Linux, the board is based on the Freescale i.MX 6Solo processor; using the ARM Cortex-A9 architecture.
And the winner is...
In our previous reader offer, Crystal Display was giving...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.