Atrenta ships 4.7 release of SpyGlass RTL analysis and optimization platform
May 03, 2012 // Julien Happich
Atrenta announced the availability version 4.7 of its SpyGlass RTL analysis and optimization platform. This latest release of SpyGlass delivers automated RTL power reduction that is, according to the EDA vendor, 2X more effective across a broad range of designs when compared to previous releases.
Run-time and memory usage have also been enhanced in 4.7 – customers have reported running 280 million gate designs flat through SpyGlass in four hours.
Many of the analysis features of SpyGlass have also been improved. UPF 2.0 support has been extended in SpyGlass Power Verify. A unique power intent-aware CDC analysis has been introduced that enables early verification of CDC issues around isolation logic at RTL. Glitch detection reporting has been enhanced and SpyGlass DFT DSM now provides at-speed testability analysis that is more comprehensive. SpyGlass Constraints analysis now enables designers to consolidate SDCs associated with different modes into a single SDC through an SDC mode merge capability.
New features in SpyGlass 4.7 include an improved user interface for SpyGlass Physical that provides designers the capability to quickly analyze and pinpoint logical congestion issues within their RTL. Also included in this release is a unique design complexity analysis addition to SpyGlass Advanced Lint based on cyclomatic metrics. The Atrenta Console graphical user interface also provides several usability enhancements for netlist and schematic viewing.
Visit Atrenta at www.atrenta.comAll news
When did analog steal digital's mojo?
May 28, 2015
Name two semiconductor companies whose names begin with the letter T that used to mainly make digital ICs but now think analog ...
NXP agrees RF power business sell off
Merck invests 7m euros to open OLED Application Center
Try out Intersil's latest step-down power module
Exploring new dimensions for HMI technology
Smartening up power monitoring
May 28, 2015
A recent survey from Gartner Research reports that in 2014 Microchip Technology was ranked as the top 8-bit and 16-bit MCU ...
R&D centre advances simulation technology for car developers
Xray sensor startup raises funds
IoT is driving an analog opportunity
- Integrating GPS into consumer products
- Controlling LED Lighting Using Triacs and Quadracs
- Automotive Designs Demand Low EMI Synchronous Buck Converters
- Smart Capacitive Design Tips
InterviewCEO interview: What's next after Tower's turn-around?
May 2015 marks the tenth anniversary of Russell Ellwanger taking over as CEO of speciality foundry Tower Semiconductor Ltd. (Migdael Haemek, Israel), which now trades as TowerJazz. And so EE Times Europe ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
In this month's reader offer, Analog Devices is giving away five Blackfin Low-Power Imaging Platform (BLIP) Development Systems (ADZS-BF707-BLIP2), worth 199 dollars each, for EETimes Europe's readers to win.
Targeting demanding ultra-low-power, real-time applications for image sensing and advanced audio, the development platform leverages the company’s ADSP-BF707BBCZ-4 Blackfin processor as...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.