Print  |  Send  |   

Automated FPGA to ASIC Conversion with Zero NRE

February 09, 2011 // Gal Gilat, KaiSemi Ltd. // 0 comments

Automated FPGA to ASIC Conversion with Zero NRE Download White Paper 326Ko

FPGA design suits a fast time-to-market product, while its chip cost is high. ASIC design or traditional FPGA to ASIC design involve high resources cost, while the chip cost is low. This paper presents a smooth automated conversion from FPGA to ASIC which is seamless to customer resources, while being dedicated to cost optimization. FPGA cost overheads are tackled by addressing three aspects: redundant die area, pricing of various fab process and production material.The paper analyzes the risks, complexity, lead-times and costs involved with FPGA and FPGA-to-ASIC conversion options.

All White Papers

Submit a white paper

Follow us

Fast, Accurate & Relevant for Design Engineers only!

Technical papers     

Linear video channel


Read more

This month, LabNation is giving away three of its SmartScope open source USB oscilloscopes, worth 229 Euros each, for EETimes Europe's readers to win.

Successfully funded through Kickstarter last year, the SmartScope is claimed to be the world's first test equipment designed to run on multiple operating systems and platforms such as smartphones, tablets and PCs. It is powered directly from the host’s USB interface.


Design centers     

Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.


You must be logged in to view this page

Login here :