Automated FPGA to ASIC Conversion with Zero NRE
February 09, 2011 // Gal Gilat, KaiSemi Ltd. // 0 commentsDownload White Paper 326Ko
FPGA design suits a fast time-to-market product, while its chip cost is high. ASIC design or traditional FPGA to ASIC design involve high resources cost, while the chip cost is low. This paper presents a smooth automated conversion from FPGA to ASIC which is seamless to customer resources, while being dedicated to cost optimization. FPGA cost overheads are tackled by addressing three aspects: redundant die area, pricing of various fab process and production material.The paper analyzes the risks, complexity, lead-times and costs involved with FPGA and FPGA-to-ASIC conversion options.
Most popular PapersRead more
Test environment for the positioning elements of wearable devices
August 19, 2015 | Spirent | 222924958
M2M service providers and LTE: new revenue opportunities
June 29, 2015 | Herbert Blaser, u-blox | 222925242
Reduce Lithium Ion battery test time from 1 hour to just 10 seconds
June 09, 2015 | Michelle Uchiyama, Hioki | 222925053
Communication powers business, Twilio powers communication
June 01, 2015 | Munish Saxena, PSI | 222925110
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
- Software-Defined Radio Handbook
- Testing PSRR with High-Frequency Ripple
- Why Making the Move from a Variable Transformer to a VariPLUS is the Right Decision
InterviewCEO interview: Ambiq sees broader options for low voltage
Mike Noonen, recently appointed interim CEO at microcontroller startup Ambiq Micro, discusses the focus and opportunities for this pioneering company designing circuits that can operate below the threshold ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altera is giving away three of its second-generation Nios II Embedded Evaluation Kit (NEEK), worth 9 each, for EETimes Europe's readers to win.
The feature-rich platform provides a fast and simple way for embedded designers to experience the capabilities of a custom embedded processor in a non-volatile FPGA.
MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.