Automated FPGA to ASIC Conversion with Zero NRE
February 09, 2011 // Gal Gilat, KaiSemi Ltd. // 0 commentsDownload White Paper 326Ko
FPGA design suits a fast time-to-market product, while its chip cost is high. ASIC design or traditional FPGA to ASIC design involve high resources cost, while the chip cost is low. This paper presents a smooth automated conversion from FPGA to ASIC which is seamless to customer resources, while being dedicated to cost optimization. FPGA cost overheads are tackled by addressing three aspects: redundant die area, pricing of various fab process and production material.The paper analyzes the risks, complexity, lead-times and costs involved with FPGA and FPGA-to-ASIC conversion options.
Most popular PapersRead more
Getting Security Right in Wireless Sensor Networks
May 29, 2015 | K. Pister, J. Simon, Linear Technology | 222924959
Domain-Specific Modeling: 10 times faster than UML
May 11, 2015 | Juha-Pekka Tolvanen, Metacase | 222924771
- Getting Security Right in Wireless Sensor Networks
- Four factors to avoid damaging wearable brands
- Power Usage Shift Leads To Methodology Shift
- Leverage IoT to Set Up a Manufacturing Automation
InterviewCEO interview: What's next after Tower's turn-around?
May 2015 marks the tenth anniversary of Russell Ellwanger taking over as CEO of speciality foundry Tower Semiconductor Ltd. (Migdael Haemek, Israel), which now trades as TowerJazz. And so EE Times Europe ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
In this month's reader offer, Analog Devices is giving away five Blackfin Low-Power Imaging Platform (BLIP) Development Systems (ADZS-BF707-BLIP2), worth 199 dollars each, for EETimes Europe's readers to win.
Targeting demanding ultra-low-power, real-time applications for image sensing and advanced audio, the development platform leverages the company’s ADSP-BF707BBCZ-4 Blackfin processor as well as ADI’s optimized software libraries for video occupancy sensing.MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.