Cadence adds new capabilities to PCIe VIP including PIPE4 support to boost performance
July 12, 2012 // Paul Buckley
Cadence Design Systems, Inc. has released new capabilities in its PCI Express Verification IP (PCIe VIP) which result in more in-depth verification of the most current PCI Express specification at both the block and system-on-chip (SoC) levels.
The release addresses the full spectrum of PCIe applications and supports the latest specifications, including SR-IOV, MR-IOV, NVMe and PIPE4, empowering customers to implement designs quickly and confidently incorporating the newest PCI Express interfaces.
Already used on hundreds of production designs, the Cadence PCIe VIP enables efficient and thorough verification of SoCs. A new performance measurement utility helps customers optimize their designs for improved link utilization, throughput, latency, and power. The PCIe TripleCheck IP Validator, Cadences third-generation compliance solution, verifies that IP blocks comply fully with protocol specifications. TripleCheck combines the three most critical components of verification in a single, easy-to-use environment: a test suite, coverage model, and verification plan covering all sections of the PCIe specification including PL, DLL, TL, Power Management and Error Handling all of which are automatically customized to the users individual configuration. This level of testing is critical to ensure that IP components will function in all of the intended SoC applications. The Accelerated VIP gives a 100x boost in simulation throughput of Universal Verification Methodology (UVM)-compliant testbenches using the Cadence Palladium XP verification computing platform. This simulation-acceleration usage mode lets users perform full-chip simulation that would otherwise be impossible or impractical in RTL simulation alone.All news
Dual 13A or single 26A μModule regulator integrates digital power system management
July 25, 2014
Datacenters and server farms contain vast amounts of digital electronics, such as ASICs, FPGAs and CPUs. Powering, monitoring ...
What's that smell? An app for that soon, says Sensirion
GE phosphor powder creates more vibrant LED displays
Foremost Electronics to distribute NKK's switches in the UK
Traffic light switches to smart mode
Sony investing in stacked image sensor manufacturing capacity
July 24, 2014
Sony Corp. has said it plans to invest 35 billion yen (about $340 million) to increase its production of stacked CMOS image ...
The Filter Wizard: 'three-legs' and the 4-20 mA current loop
Set-top boxes morphing into MHGs
Imagination positions itself for 802.11ah for the Internet of Things
- Testing GPS with a Simulator
- DSM presents: Select the best plastic for DDR4
- Dual 13A μModule Regulator with Digital Interface for Remote Monitoring & Control of Power
- Exploring the Business Model Evolution of High-Tech Equipment Manufacturers
InterviewCEO interview: China, not Apple, is way to go, says mCube CEO
Ben Lee, CEO of MEMS startup mCube, explains why he wants to spend $37 million on being a supplier of sensors to Chinese ODMs and avoiding a design win with Apple or Samsung.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altium Ltd is offering EETimes Europe's readers the chance to win one TASKING VX-Toolset for ARM Cortex-M Premium Edition, normally licensed for 2.395 Euros, for ultra-rapid prototyping and code development around ARM Cortex-M based microcontrollers.
The VX-toolset for ARM is the first TASKING compiler suite to receive the Software Platform technology, which is seamlessly...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.