Cadence adds new capabilities to PCIe VIP including PIPE4 support to boost performance
July 12, 2012 // Paul Buckley
Cadence Design Systems, Inc. has released new capabilities in its PCI Express Verification IP (PCIe VIP) which result in more in-depth verification of the most current PCI Express specification at both the block and system-on-chip (SoC) levels.
The release addresses the full spectrum of PCIe applications and supports the latest specifications, including SR-IOV, MR-IOV, NVMe and PIPE4, empowering customers to implement designs quickly and confidently incorporating the newest PCI Express interfaces.
Already used on hundreds of production designs, the Cadence PCIe VIP enables efficient and thorough verification of SoCs. A new performance measurement utility helps customers optimize their designs for improved link utilization, throughput, latency, and power. The PCIe TripleCheck IP Validator, Cadences third-generation compliance solution, verifies that IP blocks comply fully with protocol specifications. TripleCheck combines the three most critical components of verification in a single, easy-to-use environment: a test suite, coverage model, and verification plan covering all sections of the PCIe specification including PL, DLL, TL, Power Management and Error Handling all of which are automatically customized to the users individual configuration. This level of testing is critical to ensure that IP components will function in all of the intended SoC applications. The Accelerated VIP gives a 100x boost in simulation throughput of Universal Verification Methodology (UVM)-compliant testbenches using the Cadence Palladium XP verification computing platform. This simulation-acceleration usage mode lets users perform full-chip simulation that would otherwise be impossible or impractical in RTL simulation alone.All news
High voltage LEDs help simplify compact fixture design
March 11, 2014
Philips Lumileds has launched a mid-power LED which allows lighting manufacturers to design in high voltage drivers that ...
Fullerene-free organic solar cells achieve record conversion efficiency
Abu Dhabi creates iMicro hub for microsystems research
Low-power wireless modules market reaches USD1.40bn in 2014
Certification program clears market path for LED luminaires
Executive Interview: Channelling higher power into smaller packages
March 11, 2014
EE Times Europe Power Management's editor, Paul Buckley interviews Phil Davies, VP Global Sales & Marketing of Vicor ...
Energy efficient 4-Gb DDR3 memory enters mass production
The EFM32 Zero Gecko starter kit in stock at RS Components
Novel nickel-manganese-cobalt cathode technology gains patent clearance
- DSM presents: Select the best plastic for DDR4
- Wireless Sensor Network Challenges and Solutions
- Putting FPGAs to Work in Software Radio Systems Handbook
- Real-Time Spectrum Analysis for Troubleshooting 802.11n/ac WLAN Devices
InterviewExecutive Interview: Channelling higher power into smaller packages
EE Times Europe Power Management's editor, Paul Buckley interviews Phil Davies, VP Global Sales & Marketing of Vicor plc to discover what the leading power conversion company sees as the major technology ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Freescale is giving away ten RIoTboards, worth 74 dollars each, for EETimes Europe's readers to win.
Designed to run Android operating systems efficiently or to run under Linux, the board is based on the Freescale i.MX 6Solo processor; using the ARM Cortex-A9 architecture.
And the winner is...
In our previous reader offer, Crystal Display was giving...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.