Cadence buys Forte Design Systems
February 06, 2014 // Nick Flaherty
Cadence Design Systems is to buy high level synthesis experts Forte Design Systems for an undisclosed sum.
The addition of Forte’s SystemC high level synthesis and IP products to the Cadence C-to-Silicon Compiler offering will enable Cadence to further drive a SystemC standard flow for design and multi-language verification.
Forte was formed in 2000 from the merger of Chronology and John Sanguinetti's CynApps, and Sanguinetti is still the CTO. It has backing from 3i US, Infinity Capital, US Venture Partners, and number of angel investors and is headquartered in San Jose, CA, with offices in Massachusetts, Minnesota, Pennsylvania, Texas, Washington, England, France, and Japan.
Driven by increasing IP complexity and the need for rapid retargeting of IP to derivative architectures, the high-level synthesis market segment has grown beyond early adopters toward mainstream adoption, as design teams migrate from hand-coded RTL design to SystemC-based design and verification, and Forte was the market leader according to leading EDA analyst Gary Smith.
“Growth in the high-level synthesis market segment is accelerating”, said Charlie Huang, senior vice president of the System & Verification Group and Worldwide Field Operations at Cadence. “HLS tools are now addressing a broader application space and producing equal or better quality of results than hand-coded RTL, fueling worldwide adoption and production deployment amongst leading companies. We look forward to welcoming Forte’s technology and skilled team to Cadence to help address this opportunity.”
Its Cynthesizer HLS product features strong support for memory scheduling, especially for highly parallel or pipelined designs. These strengths complement the high QoR for transaction-level modeling, under-the-hood RTL synthesis and incremental ECO support featured by Cadence C-to-Silicon Compiler.
“Cadence and Forte have compatible approaches to high-level synthesis, and a similar vision to enable migration of design to the system level,” said Sean Dart, CEO of Forte. “The combination will benefit customers through a standardized system-level flow, improved product capabilities for both customer bases, and integration all the way to silicon.”
The acquisition is expected to close within 30 days. Taking into account the effects of merger accounting, the transaction is expected to be slightly accretive to Cadence’s 2014 results of operations and accretive in 2015 and beyond. Terms of the transaction were not disclosed.
SEMI Europe appoints new president
September 01, 2015
SEMI, the global association serving the electronics supply chain, announced the appointment of Laith Altimime as president ...
Will hardware-based virtualized GPU cards shrink the market?
Grab Altera's latest MAX 10 FPGA kit
Smart mouth guard monitors health markers in real time
Wearable: 'Hardware Ponzi Scheme'
Keysight expands calibration, asset management services in Europe
August 31, 2015
Keysight Technologies, Inc., has purchased Electroservices Enterprises Ltd, a U.K. company specializing in test equipment ...
Real-time 3D athletes tracking feeds teams with new stats
Intel Investment spotlights drones’ opportunity for chipmakers
MOSFET failure protection for a single output polyPhase converter
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
- Software-Defined Radio Handbook
- Why Making the Move from a Variable Transformer to a VariPLUS is the Right Decision
- Automating Leakage and Functional Testing
InterviewCEO interview: Ambiq sees broader options for low voltage
Mike Noonen, recently appointed interim CEO at microcontroller startup Ambiq Micro, discusses the focus and opportunities for this pioneering company designing circuits that can operate below the threshold ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altera is giving away three of its second-generation Nios II Embedded Evaluation Kit (NEEK), worth 9 each, for EETimes Europe's readers to win.
The feature-rich platform provides a fast and simple way for embedded designers to experience the capabilities of a custom embedded processor in a non-volatile FPGA.
MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.