Cadence Encounter digital technology delivers 29 percent power reduction on 'green' network flow processor SoCs
May 14, 2012 // Paul Buckley
Netronome, a developer of intelligent network flow processors (NFP), has gained a performance advantage on the company's low-power 'green' SoCs by using the Cadence Encounter RTL-to-GDSII flow.
Netronome's OEM customers have constraints on power budgets, which required the company to optimize its high-performance 40Gbps NFPs for low-power consumption for use in their customers' switches, routers, load balancers and cyber-security platforms. Netronome engineers were tasked with improving chip power efficiencies across multi-mode, multi-corner and on-chip variation scenarios. Implementing robust clock trees that consume less dynamic switching and static leakage power without compromising on performance was difficult under such extreme requirements. Furthermore, as chip power consumption increases, it costs more to design, fabricate, operate and cool devices and systems.
Using the complete Cadence Encounter RTL-to-GDSII flow, we were able to tape out a complex 1.4 GHz 40-core micro-engine-based Network Flow Processor on schedule, achieving a 29 percent power savings and 10 percent improvement in timing, said Jim Finnegan, senior vice president, Silicon Engineering at Netronome. We were particularly impressed with the newly integrated Clock Concurrent Optimization ( CCOpt ) technology in the Encounter flow and its unique ability to optimize clocks and data-path simultaneously allowing us to eliminate several manual design steps and achieve superior performance, power and area results on our design. This gives us a competitive advantage in our end market. All news
Will useless clock displays go with IoT integration?
August 19, 2014
Samsung's recent acquisition of SmartThings, a provider of a smart home platform that remotely connects a wide range of IoT ...
10 finalists revealed for element14's “Hats Off” challenge
Dialog collaborates with Energous to develop wire-free charging
Webinar: Insight into the WiFi-offload technology and lab testing
China moves to buy Omnivision
Can solar cells result from recycling lead-acid batteries?
August 18, 2014
Researchers at MIT have proposed a system to recycle materials from discarded car batteries - a potential source of lead ...
EE Times' annual salary & opinion survey report
Monitoring deteriorating bridges with wireless sensors and drones
Laser sensor system scans railway tracks
- Building Blocks for the Internet of Things
- New Linear Regulators Solve Old Problems
- Testing GPS with a Simulator
- DSM presents: Select the best plastic for DDR4
InterviewCEO interview: Tronics' Langlois makes moves in MEMS
Pascal Langlois has been CEO at Tronics for nine months. He discusses plans for the company and directions for the complex and diverse MEMS technology sector.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altium Ltd is offering EETimes Europe's readers the chance to win one TASKING VX-Toolset for ARM Cortex-M Premium Edition, normally licensed for 2.395 Euros, for ultra-rapid prototyping and code development around ARM Cortex-M based microcontrollers.
The VX-toolset for ARM is the first TASKING compiler suite to receive the Software Platform technology, which is seamlessly...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.