Cadence Encounter digital technology delivers 29 percent power reduction on 'green' network flow processor SoCs
May 14, 2012 // Paul Buckley
Netronome, a developer of intelligent network flow processors (NFP), has gained a performance advantage on the company's low-power 'green' SoCs by using the Cadence Encounter RTL-to-GDSII flow.
Netronome's OEM customers have constraints on power budgets, which required the company to optimize its high-performance 40Gbps NFPs for low-power consumption for use in their customers' switches, routers, load balancers and cyber-security platforms. Netronome engineers were tasked with improving chip power efficiencies across multi-mode, multi-corner and on-chip variation scenarios. Implementing robust clock trees that consume less dynamic switching and static leakage power without compromising on performance was difficult under such extreme requirements. Furthermore, as chip power consumption increases, it costs more to design, fabricate, operate and cool devices and systems.
Using the complete Cadence Encounter RTL-to-GDSII flow, we were able to tape out a complex 1.4 GHz 40-core micro-engine-based Network Flow Processor on schedule, achieving a 29 percent power savings and 10 percent improvement in timing, said Jim Finnegan, senior vice president, Silicon Engineering at Netronome. We were particularly impressed with the newly integrated Clock Concurrent Optimization ( CCOpt ) technology in the Encounter flow and its unique ability to optimize clocks and data-path simultaneously allowing us to eliminate several manual design steps and achieve superior performance, power and area results on our design. This gives us a competitive advantage in our end market. All news
Pay rise agreed at NXP
March 12, 2014
Mixed-signal and application-specific chip company NXP Semiconductors NV (Eindhoven, The Netherlands) has announced that ...
Digi-Key adds XP Power product line
Saft lands multi-million euro commercial space battery contract
Thinnest-known LEDs open up new miniaturization horizons
XP Power inks global distribution deal with Digi-Key
Chinese LED die production to grow by 37 percent
March 11, 2014
China’s LED die production revenues will grow 36.6% to reach $1,475 million and packaged LEDs will grow 14.8% to reach $4,812 ...
High voltage LEDs help simplify compact fixture design
Fullerene-free organic solar cells achieve record conversion efficiency
Abu Dhabi creates iMicro hub for microsystems research
- DSM presents: Select the best plastic for DDR4
- Wireless Sensor Network Challenges and Solutions
- Putting FPGAs to Work in Software Radio Systems Handbook
- Real-Time Spectrum Analysis for Troubleshooting 802.11n/ac WLAN Devices
InterviewExecutive Interview: Channelling higher power into smaller packages
EE Times Europe Power Management's editor, Paul Buckley interviews Phil Davies, VP Global Sales & Marketing of Vicor plc to discover what the leading power conversion company sees as the major technology ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Freescale is giving away ten RIoTboards, worth 74 dollars each, for EETimes Europe's readers to win.
Designed to run Android operating systems efficiently or to run under Linux, the board is based on the Freescale i.MX 6Solo processor; using the ARM Cortex-A9 architecture.
And the winner is...
In our previous reader offer, Crystal Display was giving...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.