Cadence launches massively parallel timing tool to speed SoC design
May 20, 2013 // Nick Flaherty
Cadence Design Systems has launched a new static timing analysis and closure tool designed to run on passively parallel hardware and enable System-on-Chip (SoC) developers to speed timing closure and move chip designs to fabrication quickly.
The Tempus Timing Signoff Solution represents a new approach to timing signoff tools that enables customers to shrink timing signoff closure and analysis for faster tapeout while producing designs with less pessimism, area and power consumption.
“Today, the time spent in timing closure and signoff is approaching 40 percent of the overall design implementation flow. Traditional signoff flows have failed to keep pace with the increasing demands of achieving timing closure on complex designs,” said Anirudh Devgan, corporate vice president for Silicon Signoff and Verification for the Silicon Realization Group at Cadence. “The Tempus Timing Signoff Solution represents a significant advancement in timing signoff tool innovation and performance, leveraging multi-processing and ECO features to achieve signoff faster than with traditional flows.”
Tempus is the the first massively distributed parallel timing engine on the market, which can scale to use up to hundreds of CPUs. The parallel architecture enables the tools to analyze designs in the hundreds of millions of instances without compromising accuracy.
A new path-based analysis engine leverages multi-core processing to reduce pessimism. With its performance advantage, the Tempus Timing Signoff Solution enables broader use of path-based analysis. Multi-mode, multi-corner (MMMC) analysis and physically-aware timing closure leverages multi-threaded and distributed timing analysis.
The Tempus Timing Signoff Solution advanced capabilities can handle designs containing hundreds of millions of cell instances without compromising accuracy. Initial engagements with customers have shown the tool can achieve timing closure in days on a design that would have taken several weeks with traditional flows.
“We are pleased to see new capabilities in the area of static timing analysis (STA) from Cadence,” said Sanjive Agarwala, director of processor development at Texas Instruments. “As we move to more advanced process nodes, timing closure becomes more difficult. It’s great to see Cadence taking on this challenge by offering new technology designed to tackle tough design closure issues.”
Get the full whitepaper on timing closure
The engineering desk-to-bench ratio
November 21, 2014
Dennis Feucht discusses the right and wrong, senior and junior ways to organize the theoretical and practical work of an ...
Rohm's European Design Center in growth phase
Combo inertial sensor market on 19% CAGR, says Yole.
US, China pushing industrial chip market growth, says IHS
LA Auto Show: Hydrogen fuel cell drive is back
Opening up the IoT data flood gates
November 21, 2014
Only a few days after their LoRa long range communication demo at electronica, IBM and Semtech are making the LoRa MAC protocol ...
Polarizing filter reduces energy drain from smartphone displays
From warm to cool white: colour-temperature tunable LEDs
System provides high-volume solution for flexible OLED displays
- Halogen-free options and increased performance for terminal blocks
- Wireless Power User Guide
- Secure is the New Smart
- 5 Best Practices for Designing Flexible Test Stations
InterviewFreescale CEO: 'IoT isn't just buzz'
Coming after the solid third quarter results that produced higher operating margins and improving cash flow, Freescale Semiconductor's CEO Gregg Lowe had every reason to be chipper and lively when EE Times ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Cherry is giving away five of its Energy Harvesting Evaluation kits, worth over 266 Euros each, for EETimes Europe's readers to win. Cherry's energy harvesting technology benefit mostly applications where a complex wire assembly and/or batteries would be inappropriate.
The required RF-energy is created by the mechanical actuation of the switch and the data is transmitted...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.
Most popular news
- Could magnesium battery innovation end lithium's dominance?
- From warm to cool white: colour-temperature tunable LEDs
- Li-Fi communication module wirelessly transfers data at 1-Gbps
- Supercapacitor innovation promises panel-powered cars in five years
- Rebranding the revolution: the future of IoT is embedded