Cadence launches massively parallel timing tool to speed SoC design
May 20, 2013 // Nick Flaherty
Cadence Design Systems has launched a new static timing analysis and closure tool designed to run on passively parallel hardware and enable System-on-Chip (SoC) developers to speed timing closure and move chip designs to fabrication quickly.
The Tempus Timing Signoff Solution represents a new approach to timing signoff tools that enables customers to shrink timing signoff closure and analysis for faster tapeout while producing designs with less pessimism, area and power consumption.
“Today, the time spent in timing closure and signoff is approaching 40 percent of the overall design implementation flow. Traditional signoff flows have failed to keep pace with the increasing demands of achieving timing closure on complex designs,” said Anirudh Devgan, corporate vice president for Silicon Signoff and Verification for the Silicon Realization Group at Cadence. “The Tempus Timing Signoff Solution represents a significant advancement in timing signoff tool innovation and performance, leveraging multi-processing and ECO features to achieve signoff faster than with traditional flows.”
Tempus is the the first massively distributed parallel timing engine on the market, which can scale to use up to hundreds of CPUs. The parallel architecture enables the tools to analyze designs in the hundreds of millions of instances without compromising accuracy.
A new path-based analysis engine leverages multi-core processing to reduce pessimism. With its performance advantage, the Tempus Timing Signoff Solution enables broader use of path-based analysis. Multi-mode, multi-corner (MMMC) analysis and physically-aware timing closure leverages multi-threaded and distributed timing analysis.
The Tempus Timing Signoff Solution advanced capabilities can handle designs containing hundreds of millions of cell instances without compromising accuracy. Initial engagements with customers have shown the tool can achieve timing closure in days on a design that would have taken several weeks with traditional flows.
“We are pleased to see new capabilities in the area of static timing analysis (STA) from Cadence,” said Sanjive Agarwala, director of processor development at Texas Instruments. “As we move to more advanced process nodes, timing closure becomes more difficult. It’s great to see Cadence taking on this challenge by offering new technology designed to tackle tough design closure issues.”
Get the full whitepaper on timing closure
First color-tunable graphene-based LED is demonstrated
July 29, 2015
Researchers at Tsinghua University in Beijing have demonstrated an LED that can be tuned to emit different colors of light ...
Qualcomm enables wireless charging for mobile devices with metal cases
Intel, Micron launch "bulk-switching" ReRAM
Demand for radar systems boosts Infineonís chip production
'Test city' opens for autonomous cars
AMS buys environmental sensor business from NXP
July 28, 2015
AMS AG has acquired an environmental sensor business unit from NXP Semiconductors NV for an undisclosed amount of money. ...
MEMS force sensor in a chip-scale package begins sampling
World first: Samsung monitor integrates inbuilt wireless charging
Breakthrough for really cost-efficient fuel cells in sight?
- Test environment for the positioning elements of wearable devices
- Automotive Circuit Protection using Littelfuse Automotive TVS Diodes
- Top 5 Challenges for testing Today's Consumer Electronics
- Critical Requirements in High Speed Signal Generation Applications
InterviewGlobalfoundries' CEO on why FD-SOI and why now
With its latest news Globalfoundries Inc. has not only confirmed itself as a supporter of the fully-depleted silicon-on-insulator (FD-SOI) approach to IC manufacturing but that it also thinks sufficiently ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Novelda is giving away two full XeThru Inspiration kits worth 1499 US Dollars each, for EETimes Europe's readers to experiment first hand with its XeThru technology.Based on the use of radio waves, rather than infrared, ultrasound or light, the company's X2M1000 Inspiration modules can detect presence just from the chest movement while breathing, and measure both the rate and... MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.