Cadence launches massively parallel timing tool to speed SoC design
May 20, 2013 // Nick Flaherty
Cadence Design Systems has launched a new static timing analysis and closure tool designed to run on passively parallel hardware and enable System-on-Chip (SoC) developers to speed timing closure and move chip designs to fabrication quickly.
The Tempus Timing Signoff Solution represents a new approach to timing signoff tools that enables customers to shrink timing signoff closure and analysis for faster tapeout while producing designs with less pessimism, area and power consumption.
“Today, the time spent in timing closure and signoff is approaching 40 percent of the overall design implementation flow. Traditional signoff flows have failed to keep pace with the increasing demands of achieving timing closure on complex designs,” said Anirudh Devgan, corporate vice president for Silicon Signoff and Verification for the Silicon Realization Group at Cadence. “The Tempus Timing Signoff Solution represents a significant advancement in timing signoff tool innovation and performance, leveraging multi-processing and ECO features to achieve signoff faster than with traditional flows.”
Tempus is the the first massively distributed parallel timing engine on the market, which can scale to use up to hundreds of CPUs. The parallel architecture enables the tools to analyze designs in the hundreds of millions of instances without compromising accuracy.
A new path-based analysis engine leverages multi-core processing to reduce pessimism. With its performance advantage, the Tempus Timing Signoff Solution enables broader use of path-based analysis. Multi-mode, multi-corner (MMMC) analysis and physically-aware timing closure leverages multi-threaded and distributed timing analysis.
The Tempus Timing Signoff Solution advanced capabilities can handle designs containing hundreds of millions of cell instances without compromising accuracy. Initial engagements with customers have shown the tool can achieve timing closure in days on a design that would have taken several weeks with traditional flows.
“We are pleased to see new capabilities in the area of static timing analysis (STA) from Cadence,” said Sanjive Agarwala, director of processor development at Texas Instruments. “As we move to more advanced process nodes, timing closure becomes more difficult. It’s great to see Cadence taking on this challenge by offering new technology designed to tackle tough design closure issues.”
Get the full whitepaper on timing closure
Tactical panoramic video ball creeps in
June 29, 2015
Boston-based startup Bounce Imaging is about to release its first line of tactical panoramic video softballs, a WiFi-capable ...
Conductive ink turns textiles into stretchable electronics
Apple Watch tear down reveals European chips
GlobalFoundries’ FD-SOI revolution
Exploring through-wall presence detection
Scottish bacteria-killing light fixture targets US healthcare market
June 29, 2015
Kenall Manufacturing has introduced a light fixture developed by Scotland's University of Strathclyde that uses Continuous ...
'Skin-like' full-color display can be applied to plastics, fabrics
Bosch graphene-based sensor: 100x more sensitive than silicon equivalent
Wafer-level packaging is not enough, say OSATS
- The 400XAC Series: Two Major Advantages that Simplify Functional Testing
- A Smart Way to Drive ECU Consolidation
- Autonomous Driving: An Eye on the Road Ahead
- Getting Security Right in Wireless Sensor Networks
InterviewCEO interview: Cadence is about enablement, collaboration
EDA companies are being asked to provide expertise from the circuit- to the system-level observes Lip-Bu Tan, CEO of EDA software vendor Cadence Design Systems Inc. Covering such a breadth of endeavour ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Future Electronics has 20 of Intersil's ISL8203MEVAL2Z evaluation boards to give away to EETimes Europe's readers. Worth 95 US dollars, the board was designed to demonstrate the performance of the ISL8203M dual step-down power module which integrates a PWM controller, synchronous switching MOSFETs, inductors, and passives all in a 9.0x6.5x1.83mm package.
The ISL8203M is rated for...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.