Cadence launches massively parallel timing tool to speed SoC design
May 20, 2013 // Nick Flaherty
Cadence Design Systems has launched a new static timing analysis and closure tool designed to run on passively parallel hardware and enable System-on-Chip (SoC) developers to speed timing closure and move chip designs to fabrication quickly.
The Tempus Timing Signoff Solution represents a new approach to timing signoff tools that enables customers to shrink timing signoff closure and analysis for faster tapeout while producing designs with less pessimism, area and power consumption.
“Today, the time spent in timing closure and signoff is approaching 40 percent of the overall design implementation flow. Traditional signoff flows have failed to keep pace with the increasing demands of achieving timing closure on complex designs,” said Anirudh Devgan, corporate vice president for Silicon Signoff and Verification for the Silicon Realization Group at Cadence. “The Tempus Timing Signoff Solution represents a significant advancement in timing signoff tool innovation and performance, leveraging multi-processing and ECO features to achieve signoff faster than with traditional flows.”
Tempus is the the first massively distributed parallel timing engine on the market, which can scale to use up to hundreds of CPUs. The parallel architecture enables the tools to analyze designs in the hundreds of millions of instances without compromising accuracy.
A new path-based analysis engine leverages multi-core processing to reduce pessimism. With its performance advantage, the Tempus Timing Signoff Solution enables broader use of path-based analysis. Multi-mode, multi-corner (MMMC) analysis and physically-aware timing closure leverages multi-threaded and distributed timing analysis.
The Tempus Timing Signoff Solution advanced capabilities can handle designs containing hundreds of millions of cell instances without compromising accuracy. Initial engagements with customers have shown the tool can achieve timing closure in days on a design that would have taken several weeks with traditional flows.
“We are pleased to see new capabilities in the area of static timing analysis (STA) from Cadence,” said Sanjive Agarwala, director of processor development at Texas Instruments. “As we move to more advanced process nodes, timing closure becomes more difficult. It’s great to see Cadence taking on this challenge by offering new technology designed to tackle tough design closure issues.”
Get the full whitepaper on timing closure
MEMS leaders under pressure, says Yole
July 31, 2014
The MEMS industry is changing as established leaders with manufacturing and an emphasis on delivering components are put ...
OLED lighting to be competitive with LEDs by 2016
Panasonic and Tesla Gigafactory battery plan forges ahead
Surface inspection tool can get customized
Wireless charging - a more cost-effective approach
Sony, Panasonic, Japan Display plan OLED joint venture
July 30, 2014
Sony Corp., Panasonic Corp., and Japan Display Inc. are working together to create a new company, to be named JOLED, which ...
Sony, TSMC win award for silicon-plastic process development
Sensor footprint evolution: Does size matter?
Memscap breaks even on rising Q2 revenue
- Building Blocks for the Internet of Things
- New Linear Regulators Solve Old Problems
- Testing GPS with a Simulator
- DSM presents: Select the best plastic for DDR4
InterviewCEO interview: China, not Apple, is way to go, says mCube CEO
Ben Lee, CEO of MEMS startup mCube, explains why he wants to spend $37 million on being a supplier of sensors to Chinese ODMs and avoiding a design win with Apple or Samsung.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altium Ltd is offering EETimes Europe's readers the chance to win one TASKING VX-Toolset for ARM Cortex-M Premium Edition, normally licensed for 2.395 Euros, for ultra-rapid prototyping and code development around ARM Cortex-M based microcontrollers.
The VX-toolset for ARM is the first TASKING compiler suite to receive the Software Platform technology, which is seamlessly...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.