Cadence launches massively parallel timing tool to speed SoC design
May 20, 2013 // Nick Flaherty
Cadence Design Systems has launched a new static timing analysis and closure tool designed to run on passively parallel hardware and enable System-on-Chip (SoC) developers to speed timing closure and move chip designs to fabrication quickly.
The Tempus Timing Signoff Solution represents a new approach to timing signoff tools that enables customers to shrink timing signoff closure and analysis for faster tapeout while producing designs with less pessimism, area and power consumption.
“Today, the time spent in timing closure and signoff is approaching 40 percent of the overall design implementation flow. Traditional signoff flows have failed to keep pace with the increasing demands of achieving timing closure on complex designs,” said Anirudh Devgan, corporate vice president for Silicon Signoff and Verification for the Silicon Realization Group at Cadence. “The Tempus Timing Signoff Solution represents a significant advancement in timing signoff tool innovation and performance, leveraging multi-processing and ECO features to achieve signoff faster than with traditional flows.”
Tempus is the the first massively distributed parallel timing engine on the market, which can scale to use up to hundreds of CPUs. The parallel architecture enables the tools to analyze designs in the hundreds of millions of instances without compromising accuracy.
A new path-based analysis engine leverages multi-core processing to reduce pessimism. With its performance advantage, the Tempus Timing Signoff Solution enables broader use of path-based analysis. Multi-mode, multi-corner (MMMC) analysis and physically-aware timing closure leverages multi-threaded and distributed timing analysis.
The Tempus Timing Signoff Solution advanced capabilities can handle designs containing hundreds of millions of cell instances without compromising accuracy. Initial engagements with customers have shown the tool can achieve timing closure in days on a design that would have taken several weeks with traditional flows.
“We are pleased to see new capabilities in the area of static timing analysis (STA) from Cadence,” said Sanjive Agarwala, director of processor development at Texas Instruments. “As we move to more advanced process nodes, timing closure becomes more difficult. It’s great to see Cadence taking on this challenge by offering new technology designed to tackle tough design closure issues.”
Get the full whitepaper on timing closure
Volvo shows user interface for self-driving cars
October 05, 2015
Automated driving poses specific requirements to the user interface of the cars, in particular for the transition phases ...
Volkswagen has given engineering a black eye
MEMS platforms are way to go, says Bosch's Finkbeiner
Put FPGAs in your SoCs
Daimler tests self-driving truck on public highway
Silicon Labs prevails in Cresta patent dispute
October 02, 2015
Silicon Labs has announced that the U.S. International Trade Commission (ITC) has found no patent violation by Silicon Labs ...
Machine learning for every app
Heat helps rechargeable batteries extend lifetimes
Cyber threats against cars are here to stay, experts say
- Determine Balancing Current for the LTC3305 Lead-Acid Battery Balancer
- 3 Ways to Simplify Medical Device Testing
- Thread Networking Protocol Simplifies Connecting “Things” in the Home and Beyond
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
InterviewMEMS platforms are way to go, says Bosch's Finkbeiner
In the two years since we last interviewed Stefan Finkbeiner, CEO of Bosch Sensortec, the company has taken over from STMicroelectronics as the leading global supplier of MEMS components. Here he explains ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, LabNation is giving away three of its SmartScope open source USB oscilloscopes, worth 229 Euros each, for EETimes Europe's readers to win.
Successfully funded through Kickstarter last year, the SmartScope is claimed to be the world's first test equipment designed to run on multiple operating systems and platforms such as smartphones, tablets and PCs. It is powered directly from... MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.