Cadence launches massively parallel timing tool to speed SoC design
May 20, 2013 // Nick Flaherty
Cadence Design Systems has launched a new static timing analysis and closure tool designed to run on passively parallel hardware and enable System-on-Chip (SoC) developers to speed timing closure and move chip designs to fabrication quickly.
The Tempus Timing Signoff Solution represents a new approach to timing signoff tools that enables customers to shrink timing signoff closure and analysis for faster tapeout while producing designs with less pessimism, area and power consumption.
“Today, the time spent in timing closure and signoff is approaching 40 percent of the overall design implementation flow. Traditional signoff flows have failed to keep pace with the increasing demands of achieving timing closure on complex designs,” said Anirudh Devgan, corporate vice president for Silicon Signoff and Verification for the Silicon Realization Group at Cadence. “The Tempus Timing Signoff Solution represents a significant advancement in timing signoff tool innovation and performance, leveraging multi-processing and ECO features to achieve signoff faster than with traditional flows.”
Tempus is the the first massively distributed parallel timing engine on the market, which can scale to use up to hundreds of CPUs. The parallel architecture enables the tools to analyze designs in the hundreds of millions of instances without compromising accuracy.
A new path-based analysis engine leverages multi-core processing to reduce pessimism. With its performance advantage, the Tempus Timing Signoff Solution enables broader use of path-based analysis. Multi-mode, multi-corner (MMMC) analysis and physically-aware timing closure leverages multi-threaded and distributed timing analysis.
The Tempus Timing Signoff Solution advanced capabilities can handle designs containing hundreds of millions of cell instances without compromising accuracy. Initial engagements with customers have shown the tool can achieve timing closure in days on a design that would have taken several weeks with traditional flows.
“We are pleased to see new capabilities in the area of static timing analysis (STA) from Cadence,” said Sanjive Agarwala, director of processor development at Texas Instruments. “As we move to more advanced process nodes, timing closure becomes more difficult. It’s great to see Cadence taking on this challenge by offering new technology designed to tackle tough design closure issues.”
Get the full whitepaper on timing closure
How industrial IoT will drive the MEMS market indirectly
December 19, 2014
Growth in the industrial Internet of Things equipment market is driving strong growth for microelectromechanical systems ...
Successful with phones & drones, Parrot ponders fFarming
Qimonda's late legacy: 28nm FeRAM
Volvo airs cloud-based cyclist protection system
Sony transforms eyewear into smart augmented reality devices
Harman grabs hidden infotainment gem S1nn
December 18, 2014
Automotive infotainment company Harman International Industries has reached an agreement to acquire S1nn GmbH & Co. Despite ...
Alps Electric puts cash into Qualtre
China VC lifts sensor startup to record funding
MIT discovers superconductor law
- New life for Embedded systems in the Internet of Things
- Virtualization and the Internet of Things
- RF/Microwave Instrumentation “S” Series Amplifiers
- Application Guide to RF Coaxial Connectors and Cables
InterviewCEO interview: Bosch's IoT startup is all about the system
Thorsten Mueller, CEO of Bosch Connected Devices and Solutions GmbH (Reutlingen, Germany), has been guiding the latest startup subsidiary of Robert Bosch GmbH since 2013 when he started the initiative ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten BeMicro Max 10 FPGA evaluation boards together with an integrated USB-Blaster, each package being worth 90 Euros, for EETimes Europe's readers to win.
Designed to get you started with using an FPGA, the BeMicro Max 10 adopts Altera's non-volatile MAX 10 FPGA built on 55-nm flash process.
The MAX 10 FPGAs are claimed to revolutionize...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.