Cadence updates design flow for 'end-to-end silicon realisation'
January 31, 2011 // Phil Ling
With the cost of developing an integrated device on a 28nm process expected to be in the region of $100million, Cadence is turning its focus on improving the design flow and reducing the cost of development through Silicon Realization, part of the company's EDA360 initiative.
The latest move in this direction is a proven end-to-end flow for 28nm design that brings together a range of the company's point-tools to enable a simpler approach to developing devices that run at GHz and/or have in excess of 100 million transistors.
This 'Giga gate/GHZ' flow is expected to be applicable to any design that prioritises low power or has mixed signal elements, in other words all new IC designs.
Cadence believes that, while not all IDMs will be developing at 28nm today, within 3 years most will. With its unique challenges, such as double-patterning, 28nm design will demand more from today's point-tools; the new end-to-end flow is intended to deliver the extra level of integration to eliminate design iteration, one of the key causes of extended development cycles.
An important part of the overall philosophy is encapsulated by the company's vision of a unified design, implementation and verification flow based on intent, abstraction and convergence; three tags that are likely to feature strongly in the EDA360 initiative.
This extends to leading-edge designs that hope to take advantage of 3D-IC using silicon interposers – which analysts believe will become more significant in the next few years – as the flow will also cover package design.All news
Put FPGAs in your SoCs
October 05, 2015
Flex Logix Technologies Inc. has created a new species of product. The Mountain View, Calif. company has added field-programmable ...
Daimler tests self-driving truck on public highway
Silicon Labs prevails in Cresta patent dispute
Machine learning for every app
Heat helps rechargeable batteries extend lifetimes
Cyber threats against cars are here to stay, experts say
October 02, 2015
The rise of the connected car definitively catapults our traditional set of wheels into the world of information technology. ...
BAIC launches R&D centre in Aachen
NXP-Freescale: merger of 'compatible' giants on track
TSMC turns logic FinFET into ReRAM
- Determine Balancing Current for the LTC3305 Lead-Acid Battery Balancer
- 3 Ways to Simplify Medical Device Testing
- Thread Networking Protocol Simplifies Connecting “Things” in the Home and Beyond
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
InterviewCEO interview: Ambiq sees broader options for low voltage
Mike Noonen, recently appointed interim CEO at microcontroller startup Ambiq Micro, discusses the focus and opportunities for this pioneering company designing circuits that can operate below the threshold ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, LabNation is giving away three of its SmartScope open source USB oscilloscopes, worth 229 Euros each, for EETimes Europe's readers to win.
Successfully funded through Kickstarter last year, the SmartScope is claimed to be the world's first test equipment designed to run on multiple operating systems and platforms such as smartphones, tablets and PCs. It is powered directly from... MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.