Cadence updates design flow for 'end-to-end silicon realisation'
January 31, 2011 // Phil Ling
With the cost of developing an integrated device on a 28nm process expected to be in the region of $100million, Cadence is turning its focus on improving the design flow and reducing the cost of development through Silicon Realization, part of the company's EDA360 initiative.
The latest move in this direction is a proven end-to-end flow for 28nm design that brings together a range of the company's point-tools to enable a simpler approach to developing devices that run at GHz and/or have in excess of 100 million transistors.
This 'Giga gate/GHZ' flow is expected to be applicable to any design that prioritises low power or has mixed signal elements, in other words all new IC designs.
Cadence believes that, while not all IDMs will be developing at 28nm today, within 3 years most will. With its unique challenges, such as double-patterning, 28nm design will demand more from today's point-tools; the new end-to-end flow is intended to deliver the extra level of integration to eliminate design iteration, one of the key causes of extended development cycles.
An important part of the overall philosophy is encapsulated by the company's vision of a unified design, implementation and verification flow based on intent, abstraction and convergence; three tags that are likely to feature strongly in the EDA360 initiative.
This extends to leading-edge designs that hope to take advantage of 3D-IC using silicon interposers – which analysts believe will become more significant in the next few years – as the flow will also cover package design.All news
Switch to LED lighting cuts cruising energy costs by 60 percent
February 27, 2015
Europe’s leading holiday cruise company, Costa Cruises has upgraded ten of the company's fleet of cruise liners with more ...
Semitrex' ultimate goal: "one size fits all" power conversion
Porsche rainmaker advocates platooning
Radar-based sensor network helps drivers finding a parking spot
Xilinx flexes its muscles in the ADAS arena
The future of custom ASICs
February 26, 2015
With the prevailing view that Moore's Law is slowing Donnacha O’Riordan, director of services strategy for S3 Group, gives ...
Dual nanowire structure absorbs light efficiently
5 trends to watch at Mobile World Congress
Infineon: CAN FD success goes at the expense of FlexRay
- Software-Defined Radio Handbook
- A Four-Quadrant DC/DC Switching Regulator Smoothly Transitions from Positive to Negative Output Voltages for FPGA and Other Applications
- LED Driver with Integrated Spread Spectrum Reduces EMI without Adding Flicker
- Accelerate SDN and NFV with Off-the-Shelf Software
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
To ensure you have a good start in 2015, Freescale is giving away five of its QorIQ TWR-LS1021A Tower system modules, worth USD269 each, for EETimes Europe's readers to win.
The module is the most feature-rich and high-performance Tower system offered by Freescale, enabling compatibility and interoperability with the growing list of Tower expansion modules, offering an easily accessible...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.