Cadence updates design flow for 'end-to-end silicon realisation'
January 31, 2011 // Phil Ling
With the cost of developing an integrated device on a 28nm process expected to be in the region of $100million, Cadence is turning its focus on improving the design flow and reducing the cost of development through Silicon Realization, part of the company's EDA360 initiative.
The latest move in this direction is a proven end-to-end flow for 28nm design that brings together a range of the company's point-tools to enable a simpler approach to developing devices that run at GHz and/or have in excess of 100 million transistors.
This 'Giga gate/GHZ' flow is expected to be applicable to any design that prioritises low power or has mixed signal elements, in other words all new IC designs.
Cadence believes that, while not all IDMs will be developing at 28nm today, within 3 years most will. With its unique challenges, such as double-patterning, 28nm design will demand more from today's point-tools; the new end-to-end flow is intended to deliver the extra level of integration to eliminate design iteration, one of the key causes of extended development cycles.
An important part of the overall philosophy is encapsulated by the company's vision of a unified design, implementation and verification flow based on intent, abstraction and convergence; three tags that are likely to feature strongly in the EDA360 initiative.
This extends to leading-edge designs that hope to take advantage of 3D-IC using silicon interposers – which analysts believe will become more significant in the next few years – as the flow will also cover package design.All news
Wearable cameras is next boom market for image sensors
April 17, 2015
Annual shipments of wearable cameras will surpass 30 million units by 2020 according to market research firm Tractica.
Paper memory ready to roll
Acuity Brands targets precise indoor positioning sector
Automotive chip reliability: a matter of design methods
Could Electrolyte Genome accelerate search for battery winners?
2.1A LDO+ regulator with cable drop compensation
April 16, 2015
This video explores the LT3086, a new member of our LDO+ family. It provides many functions in addition to regulation. It ...
Newswatch: ARM seeks energy harvesting edge in IoT push
GPTG agrees global distribution deal with Digi-Key
ST's Crolles strike rumbles on
- Smart Capacitive Design Tips
- Wireless MCUs and IoT
- Battery Management System Tutorial
- Deciding if Automated Test is right for your Company
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, DecaWave is offering EETimes Europe's readers the chance to win two TREK1000 kits to evaluate its Ultra-Wideband (UWB) indoor location and communication DW1000 chip in different real-time location system topologies.
Worth €947, the kit allow designers to prove a concept within hours and have a prototype ready in days. Based on the two-way ranging scheme, the kit lets you test...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.