Cadence updates design flow for 'end-to-end silicon realisation'
January 31, 2011 // Phil Ling
With the cost of developing an integrated device on a 28nm process expected to be in the region of $100million, Cadence is turning its focus on improving the design flow and reducing the cost of development through Silicon Realization, part of the company's EDA360 initiative.
The latest move in this direction is a proven end-to-end flow for 28nm design that brings together a range of the company's point-tools to enable a simpler approach to developing devices that run at GHz and/or have in excess of 100 million transistors.
This 'Giga gate/GHZ' flow is expected to be applicable to any design that prioritises low power or has mixed signal elements, in other words all new IC designs.
Cadence believes that, while not all IDMs will be developing at 28nm today, within 3 years most will. With its unique challenges, such as double-patterning, 28nm design will demand more from today's point-tools; the new end-to-end flow is intended to deliver the extra level of integration to eliminate design iteration, one of the key causes of extended development cycles.
An important part of the overall philosophy is encapsulated by the company's vision of a unified design, implementation and verification flow based on intent, abstraction and convergence; three tags that are likely to feature strongly in the EDA360 initiative.
This extends to leading-edge designs that hope to take advantage of 3D-IC using silicon interposers – which analysts believe will become more significant in the next few years – as the flow will also cover package design.All news
Conspiracy alleged over Rousset wafer fab closure
March 07, 2014
A class action lawsuit has been filed in Federal Court in New York alleging that Atmel Corp. (San Jose, Calif.) conspired ...
Europe loses PV market lead to Asia in 2013
Driverless car sharing concept focuses on digital comfort
Automated SSL test system authenticates LED technology performance
Paper-thin ultracapacitor aims to boost Li-ion battery performance
Apple set to transform sapphire wafer market
March 07, 2014
The sapphire industry ended an 18 month period of depressed pricing and achieved $936 million in revenue for wafer products ...
FTDI reveals streaming instruction behind new 32bit architecture
AMD taps UK tool for video verification
UHF RFID the radio technology of choice for Industry 4.0
- DSM presents: Select the best plastic for DDR4
- Wireless Sensor Network Challenges and Solutions
- Putting FPGAs to Work in Software Radio Systems Handbook
- Real-Time Spectrum Analysis for Troubleshooting 802.11n/ac WLAN Devices
InterviewWi-Fi is open for business, which is good news for mobile subscribers
Following the news that Netgear has built a Facebook-linked amenity Wi-Fi option into its routers, enabling businesses to offer free Wi-Fi in return for liking the company Facebook page, David Nowicki, ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Freescale is giving away ten RIoTboards, worth 74 dollars each, for EETimes Europe's readers to win.
Designed to run Android operating systems efficiently or to run under Linux, the board is based on the Freescale i.MX 6Solo processor; using the ARM Cortex-A9 architecture.
And the winner is...
In our previous reader offer, Crystal Display was giving...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.