MENU

Companion FPGA packs 85K LUTs in 10x10mm package

Companion FPGA packs 85K LUTs in 10x10mm package

New Products |
By eeNews Europe



14.00

As a companion chip bringing the much needed design flexibility to ASICs and ASSPs, the IC comes in various options offering from 25 to 85K look-up tables (LUTs) at a cost 40% lower than alternatives according to the manufacturer, while delivering twice the functional density of competing solutions.


“Most of our competitors focus on making larger devices with complex routing, then try to scale the FPGAs back to offer smaller devices, but their architecture does not scale back very well” explains Bruce Fienberg, Director of Corporate Communications at Lattice Semiconductors.


“Because we focus on devices below 100K LUTs, we are able to simplify routing for a more efficient use of silicon, hence the higher density of our 40nm designs versus our competitors’ devices built in 28nm” he added.

The devices are specifically designed to closely match a number of applications, with improvements on the DSP block and support for very low cost and low power SERDES links. The ECP5 FPGAs provide the flexible connectivity required in outdoor small-cells, at extremely low-cost. They can also enable a smart SFP (small form-factor pluggable) transceiver solution for broadband access equipment, including integrated operation and maintenance.


Outside of communications, ECP5 devices offer low cost, low power PCI Express side-band connectivity for microservers. For industrial video cameras, ECP5 FPGAs can implement the entire image processing functionality in a device that consumes under 2W. Enhancements leading to 30% lower total power than other FPGA solutions include stand-by mode operation of the individual blocks including SERDES, dynamic IO bank controllers and reduced operating voltage.

This enables single channel 3.25Gpbs SERDES functions starting below 0.25W, and quad channel SERDES functions starting below 0.5W for supporting a broad range of interface standards, including DDR3, LPDDR3, XGMII and 7:1 LVDS, PCI Express, Ethernet (XAUI, GbE, SGMII) and CPRI.

The ECP5 FPGA Family is supported in version 3.0 of the Lattice Diamond software tool, available now.

 

Visit Lattice Semiconductor at www.latticesemi.com

Normal
0

false
false
false

EN-GB
X-NONE
X-NONE

/* Style Definitions */
table.MsoNormalTable
{mso-style-name:”Table Normal”;
mso-tstyle-rowband-size:0;
mso-tstyle-colband-size:0;
mso-style-noshow:yes;
mso-style-priority:99;
mso-style-parent:””;
mso-padding-alt:0cm 5.4pt 0cm 5.4pt;
mso-para-margin:0cm;
mso-para-margin-bottom:.0001pt;
mso-pagination:widow-orphan;
font-size:10.0pt;
font-family:”Calibri”,”sans-serif”;}

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

Linked Articles
10s