DDR4 PHY IP reaches 2667Mbps at 28nm: 3200Mbps next?
February 05, 2014 // Julien Happich
Cadence Design Systems claims it has achieved 2667 Mbps performance on its double data rate fourth generation (DDR4) PHY Intellectual Property for 28nm, an industry’s best according to the EDA vendor.
By providing both the DDR4 controller and the DDR4 PHY at that high speed, the company will allow designers to truly leverage DDR4 high-speed memories into servers, networking and consumer applications.
“In 28nm, there has been no DDR4 IP in the market that we are aware that has achieved any more than 2400Mbps”, commented Andrea Huse, Senior Marketing Manager at Cadence Design Systems. “In general, IP for DDR3 has been in the 2133 Mbps range on the high side and we are currently planning DDR4 – 3200 IP using a smaller geometry node” she added.
The DDR4 PHY IP will support higher densities than DDR3, but it has other significant advantages over DDR3, including greater reliability, better power efficiency operating from 1.2V instead of 1.5V for DDR3, higher capacity, explained the EDA vendor.
Reliability, availability, and serviceability (RAS) are more robust since DDR4 supports command and address parity error detection and recovery, command blocking upon detection of parity error, but also a connectivity test mode. DDR4 also provides optional features like CRC protection for write data.
Visit Cadence at www.cadence.com
Related articles:All news
MCU market on a rebound, says analyst
August 21, 2014
Is free-space wireless charging viable? Dialog thinks it’s worth a try
Schaeffler to boost electromobility by Formula E commitment
Volvo opens proving ground for next-gen car technology
Webinar: Printed circuit board test and in line automation
Infineon closes technology gap through International Rectifier takeover
August 20, 2014
Infineon has announced to swallow International Rectifier for the amount of $3 billion. With the move, the Munich-based chipmaker ...
Cloud license from Koubachi expands Sensirion's software capabilities
FlexTiles European project hints at reconfigurable 3D chips
Webinar: Insight into the WiFi-offload technology and lab testing
- Building Blocks for the Internet of Things
- New Linear Regulators Solve Old Problems
- Testing GPS with a Simulator
- DSM presents: Select the best plastic for DDR4
InterviewCEO interview: Tronics' Langlois makes moves in MEMS
Pascal Langlois has been CEO at Tronics for nine months. He discusses plans for the company and directions for the complex and diverse MEMS technology sector.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altium Ltd is offering EETimes Europe's readers the chance to win one TASKING VX-Toolset for ARM Cortex-M Premium Edition, normally licensed for 2.395 Euros, for ultra-rapid prototyping and code development around ARM Cortex-M based microcontrollers.
The VX-toolset for ARM is the first TASKING compiler suite to receive the Software Platform technology, which is seamlessly...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.