Design platform accelerates the delivery of compute-intensive algorithms for SoCs
May 16, 2012 // Julien Happich
Esencia Technologies has launched the EScala design platform, claimed to drastically reduce the development time required to implement complex, compute-intensive algorithms on a SoC from months to only days.
According to the company, algorithms that would months to architect, design and verify in RTL can be implemented on an EScala design platform in weeks. EScala uses C/C++ as a design entry language and automatically generates an application-specific programmable core. With EScala, the designer is able to optimize and scale the generated core to best fit the application's area, low power and performance profile. EScala targets algorithms that are currently too demanding to efficiently run on traditional CPUs, like ARM’s Cortex-M or Cortex-R series. A single EScala core offers computational performance that is up to 32 times higher than traditional RISC cores. Additionally the design platform offers built-in support for multi-core architectures that can take on even the most MIPS-hungry algorithms. Many high-end algorithms have very unique memory bandwidth requirements.
EScala supports fully scalable memory interfaces that enable system architects to prevent their cores from being memory bandwidth limited. Migrating algorithms to EScala is easy. The EScala design platform comes with a full software development environment (SDK) for C and C++ that includes an integrated debugger and simulator. Programmers are not forced to use CPU-specific intrinsics or special libraries to get good performance results. The EScala compiler will take care of optimizations. This is a result of Esencia’s proprietary patent pending optimization technology that is used to generate the cores, as well as its run-time code. The EScala design platform generates synthesizable RTL code and related scripts to easily integrate it into an ASIC SoCs. It supports standard bus protocols interfaces like AMBA AHB/AXI as well as Wishbone. These interfaces make it easy to integrate EScala cores with the wide variety of available peripheral IPs. To connect tightly coupled high speed RAM, optimized memory interface protocols are available.
Visit Esencia Technologies at www.esenciatech.comAll news
Ten deals that shaped analog, MEMS and sensors in 2014
December 22, 2014
The company merger and acquisition trend that characterized 2013 was still present in 2014 but was, perhaps, slightly less ...
Silicon more-than-Moore to drive MEMS, RF, LEDs
Goepel expands collaboration network in Asia
Alstom partners NTU Singapore to develop microgrid solution
Graphene oxide discovery helps boost rechargeable batteries
Endoscopic measurement method allows quieter, more reliable jet engines
December 21, 2014
A team of scientists from German aerospace research centre DLR has developed an optical measurement method that enables direct ...
Pathway to converting sunlight to electricity is indentified
How industrial IoT will drive the MEMS market indirectly
Successful with phones & drones, Parrot ponders farming
- New life for Embedded systems in the Internet of Things
- Virtualization and the Internet of Things
- RF/Microwave Instrumentation “S” Series Amplifiers
- Application Guide to RF Coaxial Connectors and Cables
InterviewCEO interview: Bosch's IoT startup is all about the system
Thorsten Mueller, CEO of Bosch Connected Devices and Solutions GmbH (Reutlingen, Germany), has been guiding the latest startup subsidiary of Robert Bosch GmbH since 2013 when he started the initiative ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten BeMicro Max 10 FPGA evaluation boards together with an integrated USB-Blaster, each package being worth 90 Euros, for EETimes Europe's readers to win.
Designed to get you started with using an FPGA, the BeMicro Max 10 adopts Altera's non-volatile MAX 10 FPGA built on 55-nm flash process.
The MAX 10 FPGAs are claimed to revolutionize...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.