Design platform accelerates the delivery of compute-intensive algorithms for SoCs
May 16, 2012 // Julien Happich
Esencia Technologies has launched the EScala design platform, claimed to drastically reduce the development time required to implement complex, compute-intensive algorithms on a SoC from months to only days.
According to the company, algorithms that would months to architect, design and verify in RTL can be implemented on an EScala design platform in weeks. EScala uses C/C++ as a design entry language and automatically generates an application-specific programmable core. With EScala, the designer is able to optimize and scale the generated core to best fit the application's area, low power and performance profile. EScala targets algorithms that are currently too demanding to efficiently run on traditional CPUs, like ARM’s Cortex-M or Cortex-R series. A single EScala core offers computational performance that is up to 32 times higher than traditional RISC cores. Additionally the design platform offers built-in support for multi-core architectures that can take on even the most MIPS-hungry algorithms. Many high-end algorithms have very unique memory bandwidth requirements.
EScala supports fully scalable memory interfaces that enable system architects to prevent their cores from being memory bandwidth limited. Migrating algorithms to EScala is easy. The EScala design platform comes with a full software development environment (SDK) for C and C++ that includes an integrated debugger and simulator. Programmers are not forced to use CPU-specific intrinsics or special libraries to get good performance results. The EScala compiler will take care of optimizations. This is a result of Esencia’s proprietary patent pending optimization technology that is used to generate the cores, as well as its run-time code. The EScala design platform generates synthesizable RTL code and related scripts to easily integrate it into an ASIC SoCs. It supports standard bus protocols interfaces like AMBA AHB/AXI as well as Wishbone. These interfaces make it easy to integrate EScala cores with the wide variety of available peripheral IPs. To connect tightly coupled high speed RAM, optimized memory interface protocols are available.
Visit Esencia Technologies at www.esenciatech.comAll news
Dual 13A or single 26A μModule regulator integrates digital power system management
July 25, 2014
Datacenters and server farms contain vast amounts of digital electronics, such as ASICs, FPGAs and CPUs. Powering, monitoring ...
What's that smell? An app for that soon, says Sensirion
GE phosphor powder creates more vibrant LED displays
Foremost Electronics to distribute NKK's switches in the UK
Traffic light switches to smart mode
Sony investing in stacked image sensor manufacturing capacity
July 24, 2014
Sony Corp. has said it plans to invest 35 billion yen (about $340 million) to increase its production of stacked CMOS image ...
The Filter Wizard: 'three-legs' and the 4-20 mA current loop
Set-top boxes morphing into MHGs
Imagination positions itself for 802.11ah for the Internet of Things
- Testing GPS with a Simulator
- DSM presents: Select the best plastic for DDR4
- Dual 13A μModule Regulator with Digital Interface for Remote Monitoring & Control of Power
- Exploring the Business Model Evolution of High-Tech Equipment Manufacturers
InterviewCEO interview: China, not Apple, is way to go, says mCube CEO
Ben Lee, CEO of MEMS startup mCube, explains why he wants to spend $37 million on being a supplier of sensors to Chinese ODMs and avoiding a design win with Apple or Samsung.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altium Ltd is offering EETimes Europe's readers the chance to win one TASKING VX-Toolset for ARM Cortex-M Premium Edition, normally licensed for 2.395 Euros, for ultra-rapid prototyping and code development around ARM Cortex-M based microcontrollers.
The VX-toolset for ARM is the first TASKING compiler suite to receive the Software Platform technology, which is seamlessly...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.