Design platform accelerates the delivery of compute-intensive algorithms for SoCs
May 16, 2012 // Julien Happich
Esencia Technologies has launched the EScala design platform, claimed to drastically reduce the development time required to implement complex, compute-intensive algorithms on a SoC from months to only days.
According to the company, algorithms that would months to architect, design and verify in RTL can be implemented on an EScala design platform in weeks. EScala uses C/C++ as a design entry language and automatically generates an application-specific programmable core. With EScala, the designer is able to optimize and scale the generated core to best fit the application's area, low power and performance profile. EScala targets algorithms that are currently too demanding to efficiently run on traditional CPUs, like ARM’s Cortex-M or Cortex-R series. A single EScala core offers computational performance that is up to 32 times higher than traditional RISC cores. Additionally the design platform offers built-in support for multi-core architectures that can take on even the most MIPS-hungry algorithms. Many high-end algorithms have very unique memory bandwidth requirements.
EScala supports fully scalable memory interfaces that enable system architects to prevent their cores from being memory bandwidth limited. Migrating algorithms to EScala is easy. The EScala design platform comes with a full software development environment (SDK) for C and C++ that includes an integrated debugger and simulator. Programmers are not forced to use CPU-specific intrinsics or special libraries to get good performance results. The EScala compiler will take care of optimizations. This is a result of Esencia’s proprietary patent pending optimization technology that is used to generate the cores, as well as its run-time code. The EScala design platform generates synthesizable RTL code and related scripts to easily integrate it into an ASIC SoCs. It supports standard bus protocols interfaces like AMBA AHB/AXI as well as Wishbone. These interfaces make it easy to integrate EScala cores with the wide variety of available peripheral IPs. To connect tightly coupled high speed RAM, optimized memory interface protocols are available.
Visit Esencia Technologies at www.esenciatech.comAll news
3D Sound Labs cracks user-centric surround sound
April 27, 2015
French startup 3D Sound Labs is now taking pre-orders for its Neoh headphones which it claims produce a truly immersive, ...
Wireless charging gets universal antenna
European Space Agency to send ultracapacitors into orbit
A clean MIPS slate for academia
Design win; IDT meets IKEA
Eurotech to offload its cloud offering to iNebula
April 24, 2015
Italian companies Eurotech and iNebula have joined their forces to provide what they claim will be the industry's first cloud ...
Electric vehicles: Driving range decides
Samsung details its flex display
3D-printing aerogels for energy storage
- Smart Capacitive Design Tips
- Wireless MCUs and IoT
- Battery Management System Tutorial
- Deciding if Automated Test is right for your Company
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, DecaWave is offering EETimes Europe's readers the chance to win two TREK1000 kits to evaluate its Ultra-Wideband (UWB) indoor location and communication DW1000 chip in different real-time location system topologies.
Worth €947, the kit allow designers to prove a concept within hours and have a prototype ready in days. Based on the two-way ranging scheme, the kit lets you test...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.