Design platform accelerates the delivery of compute-intensive algorithms for SoCs
May 16, 2012 // Julien Happich
Esencia Technologies has launched the EScala design platform, claimed to drastically reduce the development time required to implement complex, compute-intensive algorithms on a SoC from months to only days.
According to the company, algorithms that would months to architect, design and verify in RTL can be implemented on an EScala design platform in weeks. EScala uses C/C++ as a design entry language and automatically generates an application-specific programmable core. With EScala, the designer is able to optimize and scale the generated core to best fit the application's area, low power and performance profile. EScala targets algorithms that are currently too demanding to efficiently run on traditional CPUs, like ARM’s Cortex-M or Cortex-R series. A single EScala core offers computational performance that is up to 32 times higher than traditional RISC cores. Additionally the design platform offers built-in support for multi-core architectures that can take on even the most MIPS-hungry algorithms. Many high-end algorithms have very unique memory bandwidth requirements.
EScala supports fully scalable memory interfaces that enable system architects to prevent their cores from being memory bandwidth limited. Migrating algorithms to EScala is easy. The EScala design platform comes with a full software development environment (SDK) for C and C++ that includes an integrated debugger and simulator. Programmers are not forced to use CPU-specific intrinsics or special libraries to get good performance results. The EScala compiler will take care of optimizations. This is a result of Esencia’s proprietary patent pending optimization technology that is used to generate the cores, as well as its run-time code. The EScala design platform generates synthesizable RTL code and related scripts to easily integrate it into an ASIC SoCs. It supports standard bus protocols interfaces like AMBA AHB/AXI as well as Wishbone. These interfaces make it easy to integrate EScala cores with the wide variety of available peripheral IPs. To connect tightly coupled high speed RAM, optimized memory interface protocols are available.
Visit Esencia Technologies at www.esenciatech.comAll news
Astute launches Electromech division with key franchises
November 28, 2014
Astute Electronics, a supplier of electronic components and value added services, has launched a franchised electromechanical ...
The potential pot of gold in mobile marketing
electrolyte promises cheaper magnesium-sulfur batteries
Korea, France join forces on driverless cars R&D
Proton-conducting graphene membranes enhances fuel cell performance
Catcher drones to geo-fence industrial sites
November 27, 2014
Once more last October, drones were making the headlines in France, with unidentified units reportedly flying over the country's ...
Industry embraces 48V supply in the aim of bringing down emissions
ST, InvenSense X-Fab amongst MEMS award winners
Chip market for wireless sensor networks on 23% CAGR
- Common Mode Rejection in Wide Input Range Op Amps
- Power Systems Design eBook
- Halogen-free options and increased performance for terminal blocks
- Wireless Power User Guide
InterviewCEO interview: Vicor powers after higher volume applications
Patrizio Vinciarelli, is one of the longest serving CEOs in electronics, having founded Vicor in 1981 and led the company ever since. At Electronica he told EE Times Europe that his company is investing ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Cherry is giving away five of its Energy Harvesting Evaluation kits, worth over 266 Euros each, for EETimes Europe's readers to win. Cherry's energy harvesting technology benefit mostly applications where a complex wire assembly and/or batteries would be inappropriate.
The required RF-energy is created by the mechanical actuation of the switch and the data is transmitted...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.