Print  |  Send  |   

Developing a 200Gbit/s line card with 22nm FPGAs

July 13, 2012 // By Denny Scharf

Developing a 200Gbit/s line card with 22nm FPGAs

Two key developments are shaking up the FPGA world: the advent of 22nm programmable devices and the availability of devices strongly targeted towards specific markets through the use of hardened IP.


These developments are reflected in a new generation of FPGA devices that use Intel's 22nm process and a collection of hard IP directed at target markets. The most obvious benefit of the 22nm technology is the advantage that comes with any advance to a new process node: higher density with lower cost per logic function); higher performance; and lower power consumption per logic function.

Read the full article on page 38 of our July/August/August digital edition.

All news

PLDs/FPGAs/ASICs

Follow us

Fast, Accurate & Relevant for Design Engineers only!

Technical papers     

Linear video channel

READER OFFER

Read more

This month Ambiq Micro is giving away five of its 'Apollo EVB' evaluation boards, worth 9 each for EETimes Europe’s readers to assess the capabilities of their cutting-edge Apollo sub-threshold microcontroller.

The new suite of Apollo MCUs is based on the 32-bit ARM Cortex-M4 floating point microcontroller and redefines 'low power' with energy consumption that is typically five to...

MORE INFO AND LAST MONTH' WINNERS...

Design centers     

Automotive
Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.

 

You must be logged in to view this page

Login here :