Development suite creates customizable programmable logic architectures
May 25, 2010 // Julien Happich
Menta SAS, provider of embedded programmable logic IP, unveiled eFPGA Creator as the first complete development tool suite that allows designers to create customizable programmable logic architectures. By providing full control over the parameters of the embedded-FPGA structure, eFPGA Creator gives users the ability to define, build, analyze and validate the target capacity, performance, interconnect density and programming method.
As part of a complete foundry-independent methodology, eFPGA Creator enables embedded-FPGA configurability for any SoC (System on Chip), on any process technology. It targets telecommunications, automotive, space and defence applications.
The eFPGA Creator suite accelerates the development of flexible SoCs with Menta's customizable embedded-FPGA IP products. The development suite automatically creates the eFPGA Core IP best suited for the end application.
Its graphical user interface assists the designer through the definition of the tile, and core parameters such as capacity, size, aspect ratio and process constraints. The Generator tool automatically builds, a fully hierarchical and optimized structure, based on fully configured compact tiles.
This optimized eFPGA Core IP can be customized to integrate specific hardware accelerators and functions, and designers can select the configuration storage mechanism based on the process and library availability (for example, SRAM, NVRAM or antifuse).
The Analyzer tool helps designers fine tune the best architecture parameters (LUT size, routing needs, I/Os...) for the target application.
Visit Menta at: www.menta.frAll news
SILICA and Avnet Memec merge for EMEA
April 28, 2015
Avnet Electronics Marketing EMEA, a business region covered by electronic distributor Avnet, Inc has decided to enhance the ...
3D Sound Labs cracks user-centric surround sound
Carbon-nanotube sensor detects rotting meat
Wireless charging gets universal antenna
European Space Agency to send ultracapacitors into orbit
A clean MIPS slate for academia
April 27, 2015
By letting universities study its MIPS RTL code and explore a real working MIPS CPU, Imagination Technologies seeks academia's ...
Design win; IDT meets IKEA
Eurotech to offload its cloud offering to iNebula
Electric vehicles: Driving range decides
- Smart Capacitive Design Tips
- Wireless MCUs and IoT
- Battery Management System Tutorial
- Deciding if Automated Test is right for your Company
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, DecaWave is offering EETimes Europe's readers the chance to win two TREK1000 kits to evaluate its Ultra-Wideband (UWB) indoor location and communication DW1000 chip in different real-time location system topologies.
Worth €947, the kit allow designers to prove a concept within hours and have a prototype ready in days. Based on the two-way ranging scheme, the kit lets you test...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.