Dual channel 6 Gb/s SERDES with low-noise clock synthesizer targets next generation radio
December 01, 2010 // Jean-Pierre Joosting
PMC-Sierra has announced its SynthePHY™ family of integrated dual channel 6 Gb/s SERDES and programmable clock synthesizer solutions optimized for wireless infrastructure radio designs.
Wireless infrastructure OEMs are under tremendous pressure to lower their development costs by reducing the number of RF product variants, said Tom Sun, Vice-President and General Manager for PMC-Sierras Broadband Wireless Division. Our SynthePHY family is highly programmable and designed to meet the rigorous phase noise performance and wideband support required for next generation multi-standard radio platform designs.
With each new generation of equipment, base station radios are required to provide more functionality, with lower power, in the same form-factor. The SynthePHY replaces up to four components by integrating dual 6 Gb/s SERDES, jitter cleaner, on-chip voltage controlled oscillator, clock synthesizer and 30 programmable clock drivers (see Figure 1). It requires only 2200 mW to operate all functions at their maximum rates. The high integration and low power of device make it suitable for rack-mounted radios, as well as remote radio units where size and power are highly constrained.
SynthePHY integrates PMC-Sierras robust SERDES technology to support CPRI, OBSAI, and IR remote radio unit (RRU) designs. The SERDES rates are programmable from 614.4 Mbps to 6.144 Gbps data rates and are suitable for driving cable, backplane or optical modules making it possible to share a common radio design for rack-mount and remote radios. SynthePHY includes the accurate delay calibration circuitry needed for measuring delays to satisfy CPRI and OBSAI synchronization requirements. This feature reduces the effort required to develop calibration circuits and provides the accuracy needed for multi-hop remote radio systems.All news
Cadence breaks into top four in semi IP core ranking
April 23, 2014
Cadence Design Systems Inc. moved into the top four of semiconductor IP core suppliers in 2013 spurred by its renewed IP ...
Get your IT infrastructure assessed for free
Custom processor tool wins $2.8m backing
OLEDs help NASA focus space biology research
Display Stream Compression standard boosts display interfaces to 8K
Hard wired floating point changes FPGA
April 22, 2014
Altera has developed a way to add single precision floating point processing to its FPGAs with minimal overhead, opening ...
Printoo: printed electronics made Arduino-compatible
Magnetic RAM set for 50% CAGR, says report
Anritsu adds GCF approved test cases to lead global roll-out of LTE-Advanced
- USB 5V 2.5A Output, 42V Input Synchronous Buck with Cable Drop Compensation
- Measurement applications across multiple test platforms
- Supplying DC input power to string inverters
- Supplying DC input power for HEV testing
InterviewHeartbleed challenges the Internet of Thing
The Heartbleed security bug is a key example of the fundamental security challenge for the Internet of Things says Green Hills Software as it launches a new security group.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten XMC1200 lighting application kits, worth 100 Euros each, for EETimes Europe's readers to win.
Each kit combines Infineon’s brightness and colour control XMC1200 CPU board to drive flicker free LED dimming and colour changing, together with a colour LED card and a white LED card.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.