EDA tool optimises cell libraries for processor cores in SoCs
June 13, 2013 // Graham Prophet
Synopsys has announced a physical-IP design kit optimised for SoC processor cores; the DesignWare HPC Design Kit yields superior performance, power and area for CPU, GPU and DSP Cores
Synopsys has announced an extension to its DesignWare Duet Embedded Memory and Logic Library IP portfolio specifically designed to enable the optimised implementation of a broad range of processor cores. The new DesignWare HPC (High Performance Core) Design Kit contains a suite of high speed and high density memory instances and standard cell libraries that allow system on chip (SoC) designers to optimise their on chip CPU, GPU and DSP IP cores for maximum speed, smallest area or lowest power or to achieve an optimum balance of the three for their specific application. Synopsys developed in collaboration with partners including Imagination Technologies, CEVA and VeriSilicon.
The tool operates in conjunction with the synthesis stage of a design flow (in a flow where the synthesis is aware of floorplanning issues), and is in part empirical; based on studies of what works best when implementing logic structures typical of processor cores, it selects and lays down specific standard cell variants when it recognises certain features of processor logic, improving speed, power and silicon area. It includes around 125 new cells and memory elements. Initially focused on TSMC's 28-nm HPM process, Synopsys says it will produce variants for other processes at that node, including low-power versions; 16-nm fin-FET processes are a further possible target, and the company may look back at 40-nm processes if demand exists. The optimisation package uses standard Liberty syntax.All news
IoT: sensor fusion or confusion?
July 29, 2014
Jay Esfandyari, ST's director of MEMS product marketing, thinks about sensor fusion and where it can lead.
Next-gen HiFi competition takes place in the car
Rohde & Schwarz acquires IT security company
Pure lithium anode promises more efficient rechargeable batteries
High-temperature superconductivity discovery paves way for energy superhighways
BMW invoke fast battery chargers to spark EV sales
July 28, 2014
BMW has launched the company's i DC Fast Chargers, which claim to be capable of charging the BMW i3 all-electric vehicle’s ...
Study pinpoints how to make Li-ion batteries last longer
Audi, BMW, Daimler drive open source measurement data management
A roadmap for cool and lossless lasers, with Bismuth
- Testing GPS with a Simulator
- DSM presents: Select the best plastic for DDR4
- Dual 13A μModule Regulator with Digital Interface for Remote Monitoring & Control of Power
- Exploring the Business Model Evolution of High-Tech Equipment Manufacturers
InterviewCEO interview: China, not Apple, is way to go, says mCube CEO
Ben Lee, CEO of MEMS startup mCube, explains why he wants to spend $37 million on being a supplier of sensors to Chinese ODMs and avoiding a design win with Apple or Samsung.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altium Ltd is offering EETimes Europe's readers the chance to win one TASKING VX-Toolset for ARM Cortex-M Premium Edition, normally licensed for 2.395 Euros, for ultra-rapid prototyping and code development around ARM Cortex-M based microcontrollers.
The VX-toolset for ARM is the first TASKING compiler suite to receive the Software Platform technology, which is seamlessly...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.