EDA tool optimises cell libraries for processor cores in SoCs
June 13, 2013 // Graham Prophet
Synopsys has announced a physical-IP design kit optimised for SoC processor cores; the DesignWare HPC Design Kit yields superior performance, power and area for CPU, GPU and DSP Cores
Synopsys has announced an extension to its DesignWare Duet Embedded Memory and Logic Library IP portfolio specifically designed to enable the optimised implementation of a broad range of processor cores. The new DesignWare HPC (High Performance Core) Design Kit contains a suite of high speed and high density memory instances and standard cell libraries that allow system on chip (SoC) designers to optimise their on chip CPU, GPU and DSP IP cores for maximum speed, smallest area or lowest power or to achieve an optimum balance of the three for their specific application. Synopsys developed in collaboration with partners including Imagination Technologies, CEVA and VeriSilicon.
The tool operates in conjunction with the synthesis stage of a design flow (in a flow where the synthesis is aware of floorplanning issues), and is in part empirical; based on studies of what works best when implementing logic structures typical of processor cores, it selects and lays down specific standard cell variants when it recognises certain features of processor logic, improving speed, power and silicon area. It includes around 125 new cells and memory elements. Initially focused on TSMC's 28-nm HPM process, Synopsys says it will produce variants for other processes at that node, including low-power versions; 16-nm fin-FET processes are a further possible target, and the company may look back at 40-nm processes if demand exists. The optimisation package uses standard Liberty syntax.All news
Conspiracy alleged over Rousset wafer fab closure
March 07, 2014
A class action lawsuit has been filed in Federal Court in New York alleging that Atmel Corp. (San Jose, Calif.) conspired ...
Europe loses PV market lead to Asia in 2013
Driverless car sharing concept focuses on digital comfort
Automated SSL test system authenticates LED technology performance
Paper-thin ultracapacitor aims to boost Li-ion battery performance
Apple set to transform sapphire wafer market
March 07, 2014
The sapphire industry ended an 18 month period of depressed pricing and achieved $936 million in revenue for wafer products ...
FTDI reveals streaming instruction behind new 32bit architecture
AMD taps UK tool for video verification
UHF RFID the radio technology of choice for Industry 4.0
- DSM presents: Select the best plastic for DDR4
- Wireless Sensor Network Challenges and Solutions
- Putting FPGAs to Work in Software Radio Systems Handbook
- Real-Time Spectrum Analysis for Troubleshooting 802.11n/ac WLAN Devices
InterviewWi-Fi is open for business, which is good news for mobile subscribers
Following the news that Netgear has built a Facebook-linked amenity Wi-Fi option into its routers, enabling businesses to offer free Wi-Fi in return for liking the company Facebook page, David Nowicki, ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Freescale is giving away ten RIoTboards, worth 74 dollars each, for EETimes Europe's readers to win.
Designed to run Android operating systems efficiently or to run under Linux, the board is based on the Freescale i.MX 6Solo processor; using the ARM Cortex-A9 architecture.
And the winner is...
In our previous reader offer, Crystal Display was giving...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.