EDA tool optimises cell libraries for processor cores in SoCs
June 13, 2013 // Graham Prophet
Synopsys has announced a physical-IP design kit optimised for SoC processor cores; the DesignWare HPC Design Kit yields superior performance, power and area for CPU, GPU and DSP Cores
Synopsys has announced an extension to its DesignWare Duet Embedded Memory and Logic Library IP portfolio specifically designed to enable the optimised implementation of a broad range of processor cores. The new DesignWare HPC (High Performance Core) Design Kit contains a suite of high speed and high density memory instances and standard cell libraries that allow system on chip (SoC) designers to optimise their on chip CPU, GPU and DSP IP cores for maximum speed, smallest area or lowest power or to achieve an optimum balance of the three for their specific application. Synopsys developed in collaboration with partners including Imagination Technologies, CEVA and VeriSilicon.
The tool operates in conjunction with the synthesis stage of a design flow (in a flow where the synthesis is aware of floorplanning issues), and is in part empirical; based on studies of what works best when implementing logic structures typical of processor cores, it selects and lays down specific standard cell variants when it recognises certain features of processor logic, improving speed, power and silicon area. It includes around 125 new cells and memory elements. Initially focused on TSMC's 28-nm HPM process, Synopsys says it will produce variants for other processes at that node, including low-power versions; 16-nm fin-FET processes are a further possible target, and the company may look back at 40-nm processes if demand exists. The optimisation package uses standard Liberty syntax.All news
Webinar: Insight into the WiFi-offload technology and lab testing
September 16, 2014
On Wednesday, 24th September 2014 at 15h00 CET, Microwave Engineering Europe and Anritsu will present a webinar titled: 'An ...
Belgium spin-off takes photonic IC design to the mainstream
Tablets to provide growth over flat PC market
Android One debuts in India, ignites next 5 billion battle
ZF swallows TRW Automotive
Is rapid charging batteries really so damaging?
September 15, 2014
Researchers from Stanford University and the Stanford Institute for Materials & Energy Sciences at the SLAC National ...
Canadian startup mutualizes iBeacon deployment costs
U.S. foundry agrees to help expand China's MEMS ecosystem
Moore's law has no end in sight
- Flexible and Low Power Driving of Solenoid Coils
- How to Protect & Monetize Android Apps
- Power Modules: The New Super Power
- Flexible Performance for Network Security Appliances
InterviewCEO interview: AMS' Laney on driving a sensor-driven business
Kirk Laney, CEO of Austrian mixed-signal chip and sensor company AMS, wants to leverage the opportunity that technology affords to create new markets for sensors and sensor interfaces.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Trinamic Motion Control is offering you to win one of four TMCM-1043 development kits for its highly integrated, NEMA 17-compatible TMCM-1043 stepDancer stepper motor module.
Offering designers an easy-to-use PC-based GUI that allows one-click modification of motor drive current, micro-stepping and other key parameters, the intuitive kits are custom designed and developed for...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.