Former ST engineers offer free processor core
September 14, 2006 //
Simply RISC, a team of engineers formerly with STMicroelectronics NV who have been working in Catania, Italy and Bristol, England, has produced its first offering, a 64-bit processor codednamed Sirocco and now dubbed the S1 core.
LONDON Simply RISC, a team of engineers formerly with STMicroelectronics NV who have been working in Catania, Italy and Bristol, England, has produced its first offering, a 64-bit processor codednamed Sirocco and now dubbed the S1 core.
It is not clear what business model Simply RISC will pursue as it offers the core for free and free technical support, according to the Simply RISC website www.srisc.com.
"Simply RISC develops and supports CPU cores, peripherals and interfaces released under the GNU General Public License (GPL) to build up free hardware design of microprocessors, Systems-on-a-Chip (SoC) and Networks-on-a-Chip (NoC)," the team said on the website.
The S1 is a "cut-down" version of the OpenSPARC T1 multiprocessor, previously codenamed Niagara that targets embedded devices such as PDAs, set-top boxes and digital cameras.
The OpenSPARC T1 multiprocessor has been released under the GPL license and features eight SPARC CPU Cores and several peripherals, Simply RISC said on their website. The S1 takes one of the 64-bit SPARC cores from that design and adds a "Wishbone" bridge, a reset controller and a basic interrupt controller, to make it easy for a system engineer to integrate the design with other cores. Wishbone is an on-chip bus standard developed with the open hardware community.
As a derivative of the OpenSPARC T1, the S1 retains the ability to execute four concurrent threads at the same time; and operating systems support for OpenSolaris and GNU/Linux distributions, such as Ubuntu and Gentoo, which will detect four different CPUs even if on the chip the CPU core is only one. Simulation and synthesis of Verilog files which make upthe S1 design can be done using free software such as Icarus Verilog, Simply RISC said.
Future designs such as SoCs based on S1 and peripherals for it will be released on the Simply RISC webstie and on www.OpenSPARC.net and on www.OpenCores.org. The OpenCores project has been running as a loose alliance of students and semiprofessional chip developers since 2000.
The open hardware movement is strong in Europe. OpenSoCDesign (Madrid, Spain) has a distinct advantage. This Spanish startup is focusing on system development using open-source cores, and is helping create an infrastructure to make such cores more usable.
The British and Italian origins of Simply RISC has resulted in the group adopting as its logo a square Union flag but with Italian colors.
Alps Electric puts cash into Qualtre
December 18, 2014
Alps Electric Co. Ltd. (Tokyo, Japan), a maker of electronics components and infotainment systems, has participated in a ...
China VC lifts sensor startup to record funding
MIT discovers superconductor law
Infrared makes multi-finger gesture control affordable
Smart window tints and acts as transparent battery
Reference design spotlights high-power LED lighting applications
December 17, 2014
Power Integrations has introduced a reference design for LED streetlights, high-bay lights and other high-power LED-lighting ...
Tiny spectrometer targets IoT
Feeding scrap plastic into your designs
LG adds quantum dot technology to 4K ULTRA HD TVs
- New life for Embedded systems in the Internet of Things
- Virtualization and the Internet of Things
- RF/Microwave Instrumentation “S” Series Amplifiers
- Application Guide to RF Coaxial Connectors and Cables
InterviewCEO interview: Bosch's IoT startup is all about the system
Thorsten Mueller, CEO of Bosch Connected Devices and Solutions GmbH (Reutlingen, Germany), has been guiding the latest startup subsidiary of Robert Bosch GmbH since 2013 when he started the initiative ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten BeMicro Max 10 FPGA evaluation boards together with an integrated USB-Blaster, each package being worth 90 Euros, for EETimes Europe's readers to win.
Designed to get you started with using an FPGA, the BeMicro Max 10 adopts Altera's non-volatile MAX 10 FPGA built on 55-nm flash process.
The MAX 10 FPGAs are claimed to revolutionize...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.