eeTimes
eeTimes
eeTimes eeTimes
Forgot password Register
Print - Send - -

New Products

Former ST engineers offer free processor core

September 14, 2006 | | 193000635
Simply RISC, a team of engineers formerly with STMicroelectronics NV who have been working in Catania, Italy and Bristol, England, has produced its first offering, a 64-bit processor codednamed Sirocco and now dubbed the S1 core.
LONDON — Simply RISC, a team of engineers formerly with STMicroelectronics NV who have been working in Catania, Italy and Bristol, England, has produced its first offering, a 64-bit processor codednamed Sirocco and now dubbed the S1 core.

It is not clear what business model Simply RISC will pursue as it offers the core for free and free technical support, according to the Simply RISC website www.srisc.com.

"Simply RISC develops and supports CPU cores, peripherals and interfaces released under the GNU General Public License (GPL) to build up free hardware design of microprocessors, Systems-on-a-Chip (SoC) and Networks-on-a-Chip (NoC)," the team said on the website.

The S1 is a "cut-down" version of the OpenSPARC T1 multiprocessor, previously codenamed Niagara that targets embedded devices such as PDAs, set-top boxes and digital cameras.

The OpenSPARC T1 multiprocessor has been released under the GPL license and features eight SPARC CPU Cores and several peripherals, Simply RISC said on their website. The S1 takes one of the 64-bit SPARC cores from that design and adds a "Wishbone" bridge, a reset controller and a basic interrupt controller, to make it easy for a system engineer to integrate the design with other cores. Wishbone is an on-chip bus standard developed with the open hardware community.

As a derivative of the OpenSPARC T1, the S1 retains the ability to execute four concurrent threads at the same time; and operating systems support for OpenSolaris and GNU/Linux distributions, such as Ubuntu and Gentoo, which will detect four different CPUs even if on the chip the CPU core is only one. Simulation and synthesis of Verilog files which make upthe S1 design can be done using free software such as Icarus Verilog, Simply RISC said.

Future designs such as SoCs based on S1 and peripherals for it will be released on the Simply RISC webstie and on www.OpenSPARC.net and on www.OpenCores.org. The OpenCores project has been running as a loose alliance of students and semiprofessional chip developers since 2000.

The open hardware movement is strong in Europe. OpenSoCDesign (Madrid, Spain) has a distinct advantage. This Spanish startup is focusing on system development using open-source cores, and is helping create an infrastructure to make such cores more usable.

The British and Italian origins of Simply RISC has resulted in the group adopting as its logo a square Union flag but with Italian colors.











Please login to post your comment - click here
Related News
MOST POPULAR NEWS
Interview
Technical papers
Linear Video Channel
READER OFFER

This month Keithley Instruments is giving away two of its Model 2200 power supplies, worth 735 Euros each, for EETimes Europe's readers to win. The Model 2200-20-5: 20V, 5A, 100W on offer is one of five general-purpose programmable DC power supplies recently launched by the company, designed for source measurement instruments for component, module, and device characterization and test applications.

Part of the Series 2200 family, the unit’s voltage output accuracy is specified at 0.03% and its current output accuracy is 0.05%. The supply’s high output (1mV) and measurement (0.1mA) resolution makes it well-suited for characterizing low power circuits and devices in applications such as measuring idle mode and sleep mode currents to confirm devices can meet today’s ever-more-challenging goals for energy efficiency.

And the winners are:

In our previous reader offer, EPC was giving away ten of its EPC9002 development board kits, worth USD 95 each.
Lucky winners include  I. Blythe and C. Hardman from the UK, M. Casartelli and D. Cogliati from Italy, C. Cossio from Spain, W. Milarch from Germany, r. Milewicz from Poland, M. Prascak from Slovakia, A. Raidl from Austria and M. Taslakov from Bulgaria.
All should be receiving their kits soon. Let's wish them some interesting findings with their projects.

Poll
What are your most recurrent supply chain issues?

All material on this site Copyright © 2009 - 2010 European Business Press SA. All rights reserved.
This site contains articles under license from EETimes Group , a division of United Business Media LLC.