News about Fpga
OpenCL for FPGA programme reduces development time for early customer
Altera rolls out Cyclone V family of 28-nm FPGAs
Xilinx breaks the 2 Tbps bandwidth barrier with transceiver-packed Virtex-7 X690T FPGAs
PCIe Gen 3 network processing card runs Altera's latest Stratix V family
Altera launches Design Services Network Program
Acal BFi and Lattice Semiconductor sign distribution agreement
Lime Microsystems and Altera team for Universal Wireless Communications Toolkit
Seminar series focuses on entry-level FPGA design
MIPI BIF standard supported by Lattice
Serial interfaces for high speed ADCs
Plextek and Kelvin Hughes collaborate on advanced FPGA based signal processing platform
Stackable Stratix IV FPGA platform support up to 492 free I/O pins
Analog front end supports DSP/FPGA/microcontroller based systems
Lattice extends FPGA family's power efficiency, package size and performance
Ethernet AVB development kit for open network standard automotive infotainment applications
TTTech to develop ARINC 664 IP for Xilinx FPGAs
Profinet IO device reduces implementation time and costs to a minimum
Lattice Diamond design software accelerates FPGA design optimization for low power applications
Hard IP in FPGA brings high speed SERDES into the mainstream
PMIC simplifies power design and system voltage management for TI’s 32-bit microcontrollers
Power management IC for C2000 real-time control MCUs
FPGA module for SERCOS III industrial bus
FPGA-based prototyping tool improves speed and turnaround time
Altera launches industry’s first OpenCL program for FPGAs
Semtech accelerates time to market of RF ASIC development with Model-Based Design tools
HDL-based FPGA design and simulation solution
Lattice partners Valens Semiconductor to create reference design for the surveillance camera market
Xilinx partners Cadence to introduce an Extensible Virtual Platform for software developers
FPGA rivals continue to play ‘follow the leader’
Full HD video analytics on an FPGA
Gennum and Altera demonstrate 4 x 25 Gb/s ICs for 100 Gb/s networks
Xilinx FPGA shows 3-D IC progress
RF Engines offers FPGA performance gains with 52-Gsps Pipeline FFT cores
Achieving Gen2 Serial RapidIO throughput with low cost, low power FPGAs
Silica Launches EMEA SpeedWay Design Workshops
dSpace adds flexibility to its MicroAutoBox II prototyping system
Two industrial networking kits to win based on the Terasic DE2-115 FPGA board
Triad offers 1 million gates plus analog
Microsemi offers FreeRTOS support for SmartFusion cSoC devices
New release of design software delivers more robust designs for low power, cost sensitive FPGA applications
Mixed signal design software simplifies platform management design
Tektronix buys validation tool vendor
Low cost FPGA now PCIe 2.0 compliant
Lattice unveils first PCI Express 2.0 compliant low cost FPGA
FPGA startup Silicon Blue snags more funding
Low voltage output DC-DC converter offers solutions for high reliability spacecraft applications
Introducing the LT3070 point-of-load regulator for FPGA and server backplanes
NI expands FPGA range
EBV Elektronik launches evaluation platform for industrial communications
Lattice Semiconductor agrees global distribution deal with Digi-Key
Microsemi partners Ariane Controls to develop FPGAs to drive Smart Grid and electric vehicle advances
Probe visualizer speeds verification of FPG-based prototype boards
Introducing the LT3070 Point-of-Load Regulator for FPGA & Server Backplanes
Hagiwara Electric launches C-to-FPGA design service
IEEE-1588 timing node system IP core for the LatticeECP3 and LatticeECP2M FPGAs
Lattice unveils 4 x 3.125-Gbps SRIO capability on its ECP3 FPGA family
BEEcube targets data centers, RF
Lattice Diamond design software delivers enhanced support for low power MachXO2 PLD family
Lattice cuts cost of development kit
Lattice Semiconductor sign EMEA distribution deal with Arrow Electronics
Universal FPGA module with Gigabit Ethernet and high-speed USB 2.0
Xilinx buys optical transport chip vendor
Altera charts new course for FPGA industry with optical innovation
New compression and encryption IP cores support the LatticeECP3 FPGA family
Altera launches new University Program FPGA development board
First low-power, real-time video processing engine utilizes LatticeXP2 FPGAs
Microsemi launches cryptographic FPGA cores
Production-ready kit and FPGA reference design accelerate full HD HDR camera designs
Synopsys rolls lithography rule checker
Universal FPGA module with PCI Express
Lattice promotes FPGAs through IP
Xilinx CTO: FPGA can drive the crossover SoC
Real-time recording and playback instrument supports 1600 MB/s recording
Equity firm buys EDA startup OneSpin
DeviceNet network interface cards with enhanced FPGA design
Top ten of EE Times Automotive in 2010
Semantic design startup raises $3 million
Altera acquires Avalon Microelectronics and extends its communication systems IP
Altera buys optical transport network IP firm
Microsemi adopts Sibridge Technologies' verification IPs
EDA startup focuses on semantic-IC design for ASIC, FPGA, ASSP
Lattice unveils first low cost FPGA to support Broadcom HiGig protocol
Single-chip PROFIBUS solution reduces power consumption by 30 percent for industrial applications
SBC is first to use Intel's Atom/FPGA SIP
Easics and Icsense pool expertise to offer mixed-signal ASICS solutions
Version 1.1 of Lattice Diamond FPGA design software supports new MachXO2 PLD family
FPGA-based PCI Express Root Complex Lite solution support s intelligent bridging functions
EDA startup targets debug, validation
Xilinx demos automotive FPGA platforms aiming at infotainment applications at large
CommAgility and N.A.T. selects for IDT Serial RapidIO Gen2 switch to support next-generation designs
Microsemi buys Actel for $430 million
Lattice targets video with free reference designs
Actel reveals SmartFusion intelligent mixed signal FPGA motor control reference designs
FPGA-to-ASIC replacement with a "Zero NRE" model
Xilinx demos Intel QuickPath technology for FPGAs
Actel releases SmartFusion A2F500 development kit
Win a Spartan-6 FPGA embedded kit with its extensible development board, key tools and integrated IP
Cross-domain approach eases CPU and tool development
SynaptiCAD expands WaveFormer coverage
Actel releases Windows 7 compliant Libero IDE toolset
Jointwave enters Japanese medical equipment market with its H.264 video encoder
Altera's FPGA's get extended life with Rochester deal
Three reconfigurable I/O (RIO) chassis deliver C series to high-speed cabled and wireless buses
Open source compiler speeds code execution in LabVIEW 2010
Automated FPGA clock gating maximises dynamic power savings
Latest FPGA design suite offers >90% logic utilization
Lattice and Helion release HD HDR IP cores video security and surveillance cameras
Lattice partners with Affarii to offer Remote Radio Head solution at 1300-mW per antenna
Lattice revamps design tools to ease FPGAs use
POL power solution is approved for Xilinx Spartan-6 and Virtex-6 FPGA transceiver evaluation kits
First MRAM-based FPGA taped-out
FPGA image processing module for camera link
Actel bundles access to IP with Libero tools
Menta and LIRMM manufacture the World's first MRAM-based FPGA
Xilinx licenses synthesis technology from EDA startup
Development suite creates customizable programmable logic architectures
Boards show NXP CGV converter / Lattice ECP3 FPGA interoperability
Data capture and multiprocessing board uses Virtex-5 SX95T
Lattice Semiconductor and Cavium Networks cooperate on SRIO interoperability
Xilinx and Tokyo Electron Device support V-by-One HS video interface
FPGA expansion board speeds Stellaris MCU M2M design
Xilinx' automated clock-gating to cut 30% of FPGA dynamic power
Actel announces 24x5 live customer technical support
EnSilica updates eSi-RISC development suite
IAR Systems supports Actel's new SmartFusion mixed signal FPGAs
FPGA startup: Process tech eases ASIC migration
Touch-screen LCD video evaluation kit supports Lattice FPGA families
ARM upgrades AMBA spec for on-chip comms
Micrium supports Actel SmartFusion FPGAs
Technical papers
Filter Wizard
Check out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFER
Read more
Analog designers can finally receive the productivity boost they need with Tanner's layout acceleration tool: HiPer DevGen.
The tool automatically reads a netlist to identify and then generate key analogue design primitives including resistor arrays, current mirrors and differential pairs. HiPer L-Edit DevGen dramatically improves layout productivity and reduces design cycle time, while generating structures at a very high level of quality.
This month and exclusively for EETimes Europe readers, Tanner is offering a three-month license of HiPer L-Edit DevGen, worth 1500 euros, open to five companies.And the winners are...
In our previous reader offer, Future Technology Devices International was giving away three Android application development packages worth 550 Euros each.
Lucky winners include Mr. J. Valls Martí from Spain, Mr K. Bremner from the UK, and Mr J. Bjarnoe from Denmark.
All should be receiving their kits soon. Let's wish them some interesting findings with their projects.
Read more
Design centers
Automotive
Infotainment
Making HDTV in the car reliable and secure
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.
Follow us
EE Times Europe
on your iPad