Freescale develops industry’s first software-aware system architecture
June 20, 2012 // Nick Flaherty
Freescale Semiconductor has developed the industry's first software-aware, core-agnostic framework for its silicon to support a profusion of connected devices, massive datasets, more stringent security needs, real-time service provisioning and increasingly unpredictable network traffic patterns.
The architecture modularizes packet acceleration and forwarding operations from high-level routing decisions; streamlines interaction between the layers; leverages a synchronous run-to-completion model; and supports a consistent programming framework across the architecture using standard C/C++ languages. The extreme programming flexibility and scale of the architecture enable real-time, soft control over the network, preserve software investments and help to ensure continued evolution.
To address the need for more intelligent, dynamic networks, Freescale has taken our QorIQ platform a significant step further with the new software-aware Layerscape architecture, said Tom Deitrich, senior vice president and general manager of Freescales Networking & Multimedia Solutions Group. Weve made software awareness an integral part of our new architecture instead of an afterthought. With innovations including core-agnostic compatibility, independent, highly efficient packet processing and real-time visualization capability, were accelerating the networks IQ.
The architecture is the foundation of a broad array of forthcoming QorIQ multicore processors, from many-core data path devices delivering up to 100 Gbps of performance to highly integrated, cost- and energy-efficient products operating at less than 3W, using both Power Architecture and ARM technologies as appropriate.
The modular Layerscape architecture consists of three independent, scalable layers, allowing Freescale to design QorIQ devices with expanded, reduced or removed layers as needed, providing the optimal solution for a given application. The first of three layers is a General-Purpose Processing Layer (GPPL) for general purpose compute performance. This layer is optimized for virtualized cloud services and control plane applications. The Accelerated Packet Processing Layer (APPL) performs autonomous packet processing and enables customers to program value-added capabilities in a sequential, synchronous, run-to-completion model that abstracts the hardware microarchitecture and gives customers an embedded, C-based programming model. The third, Express Packet I/O Layer (EPIL), provides deterministic wire-rate performance between network interfaces up to 100G, supporting switching capabilities for L2 and above.All news
German company wins bid to crash cars in China
September 02, 2014
Numerous developments in the area of vehicle safety are significantly influenced as a result of current NCAP or NHTSA regulations ...
European semiconductors sales up 14.9% this year
EE Times' annual salary & opinion survey report
Toshiba announces image sensor strategy
DelfMEMS promotes CFO to CEO
Sensata to pay $1-bn for tire pressure sensor leader
September 01, 2014
Sensata Technologies Holding NV (Almelo, Netherlands) has announced it has reached an agreement to acquire the Schrader group ...
ADCs for high dynamic range – successive-approximation or sigma-delta?
Microchip in Pursuit of CSR
Samsung Funds III-V FinFETs in US Lab
- Power Modules: The New Super Power
- Flexible Performance for Network Security Appliances
- Digital Power Management Reduces Energy Costs While Improving System Performance
- Using RF Recording Techniques to Resolve Interference Problems
InterviewA question of Europe
Sir Peter Bonfield sits on the board and has advisory roles in many international companies and universities. With more than 45 years of experience in electronics, computers and communications, here he ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Trinamic Motion Control is offering you to win one of four TMCM-1043 development kits for its highly integrated, NEMA 17-compatible TMCM-1043 stepDancer stepper motor module.
Offering designers an easy-to-use PC-based GUI that allows one-click modification of motor drive current, micro-stepping and other key parameters, the intuitive kits are custom designed and developed for...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.