Freescale develops industry’s first software-aware system architecture
June 20, 2012 // Nick Flaherty
Freescale Semiconductor has developed the industry's first software-aware, core-agnostic framework for its silicon to support a profusion of connected devices, massive datasets, more stringent security needs, real-time service provisioning and increasingly unpredictable network traffic patterns.
The architecture modularizes packet acceleration and forwarding operations from high-level routing decisions; streamlines interaction between the layers; leverages a synchronous run-to-completion model; and supports a consistent programming framework across the architecture using standard C/C++ languages. The extreme programming flexibility and scale of the architecture enable real-time, soft control over the network, preserve software investments and help to ensure continued evolution.
To address the need for more intelligent, dynamic networks, Freescale has taken our QorIQ platform a significant step further with the new software-aware Layerscape architecture, said Tom Deitrich, senior vice president and general manager of Freescales Networking & Multimedia Solutions Group. Weve made software awareness an integral part of our new architecture instead of an afterthought. With innovations including core-agnostic compatibility, independent, highly efficient packet processing and real-time visualization capability, were accelerating the networks IQ.
The architecture is the foundation of a broad array of forthcoming QorIQ multicore processors, from many-core data path devices delivering up to 100 Gbps of performance to highly integrated, cost- and energy-efficient products operating at less than 3W, using both Power Architecture and ARM technologies as appropriate.
The modular Layerscape architecture consists of three independent, scalable layers, allowing Freescale to design QorIQ devices with expanded, reduced or removed layers as needed, providing the optimal solution for a given application. The first of three layers is a General-Purpose Processing Layer (GPPL) for general purpose compute performance. This layer is optimized for virtualized cloud services and control plane applications. The Accelerated Packet Processing Layer (APPL) performs autonomous packet processing and enables customers to program value-added capabilities in a sequential, synchronous, run-to-completion model that abstracts the hardware microarchitecture and gives customers an embedded, C-based programming model. The third, Express Packet I/O Layer (EPIL), provides deterministic wire-rate performance between network interfaces up to 100G, supporting switching capabilities for L2 and above.All news
Freescale mourns employees on missing Malaysian flight
March 10, 2014
Nearly three days after Malaysia Airlines Flight MH370 vanished from radar screens and as the mystery remains about what ...
Arrow Electronics signs EMEA distribution for Variscite
Apple design wins lift Bosch to top of MEMS ranking
Smartphone app oximeter meets hospital standards
Haptic lens converts light into touch
The MEMS market - who are the winners, the losers
March 10, 2014
How dynamic the market for MEMS is shows a recent survey from IHS technology. These microelectromechanical systems are increasingly ...
Optical sensor improves spot welding process
SmartMesh IP wireless sensor network starter kit
Conspiracy alleged over Rousset wafer fab closure
- DSM presents: Select the best plastic for DDR4
- Wireless Sensor Network Challenges and Solutions
- Putting FPGAs to Work in Software Radio Systems Handbook
- Real-Time Spectrum Analysis for Troubleshooting 802.11n/ac WLAN Devices
InterviewWi-Fi is ‘open’ for business, which is good news for mobile subscribers
Following the news that Netgear has built a Facebook-linked amenity Wi-Fi option into its routers, enabling businesses to offer free Wi-Fi in return for liking the company Facebook page, David Nowicki, ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Freescale is giving away ten RIoTboards, worth 74 dollars each, for EETimes Europe's readers to win.
Designed to run Android operating systems efficiently or to run under Linux, the board is based on the Freescale i.MX 6Solo processor; using the ARM Cortex-A9 architecture.
And the winner is...
In our previous reader offer, Crystal Display was giving...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.