“Prototype to Production”, the new Digi-Key trademark
STMicroelectronics signs memory design agreement with Rambus
X-FAB optimizes 180nm process for portable analog applications
Small cells gaining traction in cellular nets 
Touch screen technology goes behind the display
Supporting Multicore SoCs in critical embedded systems
Commercial fleet telematics in government sector to hit 1.6 billion USD by 2018
Smartphone-based patient monitoring is set to impact medical equipment OEMs 
Excelsys with IMCA Electronics for distribution in Turkey
Smartphone demand makes Spreadtrum guidance soar
Teseq EMC test facility expands field probe calibration service
Revised IEEE 1149.1 'JTAG' standard should reduce IC design costs through test re-use
Will graphene supercapacitors be the best?
Saft wins multi-million dollar contract for Li-ion batteries to power SES-9 satellite
Imec and Renesas Electronics reveal world's first multi-standard RF receiver in 28nm CMOS
GuideWare methodology extended to support both speed and accuracy for linting
June 05, 2012 // Julien Happich
Atrenta has just launched the Fast Lint methodology for its SpyGlass RTL analysis and optimization platform.
The new capability is part of Atrenta's GuideWare reference methodology, and tests on a wide range of designs have shown a 4X to 9X speed improvement while still delivering accurate, low noise results.
In addition to Fast Lint, the company has demonstrated hierarchical analysis support, which abstracts design elements that have been pre-analyzed for higher (chip-level) analysis. This approach can deliver 5X to over an order-of-magnitude speed improvement for highly complex designs as compared to running flat (i.e., without hierarchy), claims the company.
The SpyGlass linting solution analyzes a design at the register transfer level (RTL) of abstraction for coding styles and circuit constructs that can cause verification and implementation issues. Linting forms the base capability for the SpyGlass platform, which is also used widely for power optimization, clock synchronization verification (CDC), testability, constraints management and routing congestion analysis. Design groups use SpyGlass to verify that their design is ready to be handed off to back-end physical implementation tools. The Fast Lint methodology allows rapid feedback during the early stages of RTL development. It is also used by revision control systems before new code check-in occurs.
“Last year, we introduced Advanced Lint at DAC to provide a highly detailed and accurate linting analysis,” said Mike Gianfagna, vice president of marketing at Atrenta. “Our customers told us they also wanted a fast capability during early RTL development. We listened, and this year we are introducing Fast Lint to provide our customers with both speed and accuracy.”
Visit Atrenta at www.atrenta.com
All news-
Business News
“Prototype to Production”, the new Digi-Key trademark
June 18, 2013
Digi-Key has received registered trademarks for the phrases, “Prototype to Production®” and “From Prototype to Production®” ...
-
Business News
STMicroelectronics signs memory design agreement with Rambus
-
Technology News
X-FAB optimizes 180nm process for portable analog applications
-
Feature Articles
Small cells gaining traction in cellular nets
-
Technology News
Touch screen technology goes behind the display
-
Feature Articles
Supporting Multicore SoCs in critical embedded systems
June 18, 2013
Avionics, Defense and Transport, like all high-end processing application areas, are looking for ways to increase performance ...
-
Market News
Commercial fleet telematics in government sector to hit 1.6 billion USD by 2018
-
Feature Articles
Smartphone-based patient monitoring is set to impact medical equipment OEMs
-
Business News
Excelsys with IMCA Electronics for distribution in Turkey
Technical papers
Filter Wizard
Check out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFER
Read more
The SoCKIT evaluation kit is Arrow's latest development tool, featuring an Altera Cyclone V SoC with a dual-core ARM Cortex-A9 MPCore processor integrated within its 28nm FPGA fabric.
Altera SoCs allow embedded system developers to differentiate their end product with customized hardware and software, and extend the product lifecycle through hardware and software updates in the field. This month, Arrow Electronics is giving away five SoCKIT evaluation kits featuring Altera’s ARM-Based SoCs, worth €249 each, together with the free entrance to one of Arrow’s SoC workshops organized throughout Europe.
And the winners are...
In our previous reader offer, Freescale Semiconductor was giving away five IMX6Q, Sabre-lite kits, worth £128.06 each.
Lucky winners include Mr. X. Salada Sole from the UK, Mrs A. Peric from Germany, Mr Z. Janosy from Hungary, Mr D. Gacina from Croatia and Mr B. Boris from France. All should be receiving their packages soon. Let's wish them some interesting findings with their projects.
Read more
Design centers
Automotive
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.
Follow us