High density FIFO memories up to 72 Mbits
June 08, 2011 // Julien Happich
Cypress Semiconductor announced First-In, First-Out (FIFO) memories with densities up to 72 Mbit, aimed at video and imaging applications which require high density and high frequency for effective buffering. The HD FIFO is an advanced buffering alternative to standard synchronous DRAM memories used in combination with large FPGAs.
Cypress's HD FIFOs offer enhanced signal integrity compared to a DRAM based solution, and operate at 133MHz frequency which is well-suited for buffering video frames. The HD FIFO offers up to eight separate directly addressable queues to enable designers to stream multiple video channels simultaneously. Using an HD FIFO enables designers to use a smaller FPGA, resulting in overall system cost reduction. Cypress’s HD FIFO also reduces design complexity, thus speeding time-to-market for video and imaging systems in broadcast, military, medical and BTS segments.
The new HD FIFOs are available in 18-, 36- and 72-Mbit densities. They support multiple I/O standards, including 3.3V and 1.8V LVCMOS and HSTL1. The HD FIFO solution also provides user-selectable memory organization and can be configured as a x9, x12, x16, x18, x20, x24, x32 or x36 device, providing designers flexibility to choose optimal depth and width. All of the HD FIFO densities are offered in the 209-ball BGA package, which ensures scalability.
The FIFOs are available for sampling in a 14x22x1.86mm 209-ball BGA package
Visit Cypress Semiconductor at www.cypress.com
Analog Devices is Sand 9 buyer
September 01, 2015
Piezoelectric MEMS resonator startup Sand 9 Inc. (Cambridge, Mass.) was acquired by Analog Devices Inc. (Norwood, Mass.) ...
Butterfly wings inspire gas sensing innovation
SEMI Europe appoints new president
Will hardware-based virtualized GPU cards shrink the market?
Plessey clinches GBP6.7m grant for LED production expansion
Fraunhofer develops cost-effective wireless charging system
September 01, 2015
Wireless charging for battery-electric vehicles will get one step closer with the prototype system developed by Fraunhofer ...
Grab Altera's latest MAX 10 FPGA kit
Smart mouth guard monitors health markers in real time
Wearable: 'Hardware Ponzi Scheme'
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
- Software-Defined Radio Handbook
- Why Making the Move from a Variable Transformer to a VariPLUS is the Right Decision
- Automating Leakage and Functional Testing
InterviewCEO interview: Ambiq sees broader options for low voltage
Mike Noonen, recently appointed interim CEO at microcontroller startup Ambiq Micro, discusses the focus and opportunities for this pioneering company designing circuits that can operate below the threshold ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altera is giving away three of its second-generation Nios II Embedded Evaluation Kit (NEEK), worth 9 each, for EETimes Europe's readers to win.
The feature-rich platform provides a fast and simple way for embedded designers to experience the capabilities of a custom embedded processor in a non-volatile FPGA.
MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.