IBM to test wafer pruning
May 27, 2011 // R. Colin Johnson
A new wafer pruning technique could save 15 percent in semiconductor chip manufacturing costs and increase profits per chip by as much as 12 percent, according to the Semiconductor Research Corp., which funded development of the technique at the University of California at Los Angeles (UCLA).
The wafer pruning technique positions the test structures between die on a wafer, similar to the test structures installed there today to monitor process drift. By repurposing these test structures for pruning wafersthat is, rejecting wafers early in their fabrication by detecting errors in the test structuresan overall boost in yields should increase profits, which IBM is currently measuring.
"Wafer pruning ultimately leads to less expensive and higher performing electronics devices, especially if the pruning can be done during the early stages of manufacturing," said Puneet Gupta, an SRC alumni and professor of electrical engineering at UCLA. "Pruning is also especially useful in the early stages of yield ramp for a new chip."
Design dependent process monitoring spots bad wafers early-on by comparing design house timing and power models with measurements made on special test structures between die.
The design-dependent process installs easy-to-test structures which detect anomalies in capacitance, resistance and other telltale signs which indicate that nearby die are probably bad too. If enough errors are detected in early stages of processing a wafer, it can be rejected. By pruning bad wafers, there is a significant saving in the cost of additional processing steps, such as the complex metallization layers that are usually left for last. All news
Is free-space wireless charging viable? Dialog thinks it’s worth a try
August 21, 2014
Dialog Semiconductor and Energous are to collaborate to develop market for Energous’ “Wattup” wire-free charging technology; ...
Schaeffler to boost electromobility by Formula E commitment
Volvo opens proving ground for next-gen car technology
Webinar: Printed circuit board test and in line automation
Infineon closes technology gap through International Rectifier takeover
Cloud license from Koubachi expands Sensirion's software capabilities
August 20, 2014
Zurich-based company Sensirion is gearing up to meet the increasing demand for cloud-based sensor data management and services. ...
FlexTiles European project hints at reconfigurable 3D chips
Webinar: Insight into the WiFi-offload technology and lab testing
mCube forms indoor navigation subsidiary
- Building Blocks for the Internet of Things
- New Linear Regulators Solve Old Problems
- Testing GPS with a Simulator
- DSM presents: Select the best plastic for DDR4
InterviewCEO interview: Tronics' Langlois makes moves in MEMS
Pascal Langlois has been CEO at Tronics for nine months. He discusses plans for the company and directions for the complex and diverse MEMS technology sector.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altium Ltd is offering EETimes Europe's readers the chance to win one TASKING VX-Toolset for ARM Cortex-M Premium Edition, normally licensed for 2.395 Euros, for ultra-rapid prototyping and code development around ARM Cortex-M based microcontrollers.
The VX-toolset for ARM is the first TASKING compiler suite to receive the Software Platform technology, which is seamlessly...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.