IBM to test wafer pruning
May 27, 2011 // R. Colin Johnson
A new wafer pruning technique could save 15 percent in semiconductor chip manufacturing costs and increase profits per chip by as much as 12 percent, according to the Semiconductor Research Corp., which funded development of the technique at the University of California at Los Angeles (UCLA).
The wafer pruning technique positions the test structures between die on a wafer, similar to the test structures installed there today to monitor process drift. By repurposing these test structures for pruning wafersthat is, rejecting wafers early in their fabrication by detecting errors in the test structuresan overall boost in yields should increase profits, which IBM is currently measuring.
"Wafer pruning ultimately leads to less expensive and higher performing electronics devices, especially if the pruning can be done during the early stages of manufacturing," said Puneet Gupta, an SRC alumni and professor of electrical engineering at UCLA. "Pruning is also especially useful in the early stages of yield ramp for a new chip."
Design dependent process monitoring spots bad wafers early-on by comparing design house timing and power models with measurements made on special test structures between die.
The design-dependent process installs easy-to-test structures which detect anomalies in capacitance, resistance and other telltale signs which indicate that nearby die are probably bad too. If enough errors are detected in early stages of processing a wafer, it can be rejected. By pruning bad wafers, there is a significant saving in the cost of additional processing steps, such as the complex metallization layers that are usually left for last. All news
Toshiba announces image sensor strategy
September 01, 2014
Toshiba Corp. has issued a press release detailing its strategy for the image sensor market.
DelfMEMS promotes CFO to CEO
Sensata to pay $1-bn for tire pressure sensor leader
ADCs for high dynamic range – successive-approximation or sigma-delta?
Microchip in Pursuit of CSR
Samsung Funds III-V FinFETs in US Lab
September 01, 2014
Samsung is funding Pennsylvania State University researchers working to fabricate III-V indium gallium arsenide FinFETs for ...
A question of Europe
Trinamic's stepper motor package gets you started
Winged parcel delivery: Google's way
- Power Modules: The New Super Power
- Flexible Performance for Network Security Appliances
- Digital Power Management Reduces Energy Costs While Improving System Performance
- Using RF Recording Techniques to Resolve Interference Problems
InterviewA question of Europe
Sir Peter Bonfield sits on the board and has advisory roles in many international companies and universities. With more than 45 years of experience in electronics, computers and communications, here he ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Trinamic Motion Control is offering you to win one of four TMCM-1043 development kits for its highly integrated, NEMA 17-compatible TMCM-1043 stepDancer stepper motor module.
Offering designers an easy-to-use PC-based GUI that allows one-click modification of motor drive current, micro-stepping and other key parameters, the intuitive kits are custom designed and developed for...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.