IBM to test wafer pruning
May 27, 2011 // R. Colin Johnson
A new wafer pruning technique could save 15 percent in semiconductor chip manufacturing costs and increase profits per chip by as much as 12 percent, according to the Semiconductor Research Corp., which funded development of the technique at the University of California at Los Angeles (UCLA).
The new wafer pruning technique is currently being characterized by IBM Corp., for its 45-nanometer process, using on-wafer monitoring structures that can be probed during fabrication to spot bad wafers early-on.
The wafer pruning technique positions the test structures between die on a wafer, similar to the test structures installed there today to monitor process drift. By repurposing these test structures for pruning wafers—that is, rejecting wafers early in their fabrication by detecting errors in the test structures—an overall boost in yields should increase profits, which IBM is currently measuring.
"Wafer pruning ultimately leads to less expensive and higher performing electronics devices, especially if the pruning can be done during the early stages of manufacturing," said Puneet Gupta, an SRC alumni and professor of electrical engineering at UCLA. "Pruning is also especially useful in the early stages of yield ramp for a new chip."
Design dependent process monitoring spots bad wafers early-on by comparing design house timing and power models with measurements made on special test structures between die.
The design-dependent process installs easy-to-test structures which detect anomalies in capacitance, resistance and other telltale signs which indicate that nearby die are probably bad too. If enough errors are detected in early stages of processing a wafer, it can be rejected. By pruning bad wafers, there is a significant saving in the cost of additional processing steps, such as the complex metallization layers that are usually left for last.
Gupta estimates that 70 percent of failed chips can be pruned using test structures to detect a wide range of power level and performance variations. Simple test structures positioned between die enable the spotting of detects early-on, before dicing and packaging, thus reducing the testing cost of detecting faults in finished chips too.
"Design-assisted manufacturing techniques like those developed by professor Gupta, leverage design information to reduce process control requirements, something all our members can benefit from," said Bill Joyner, SRC director of computer aided design and test. "Design-assisted manufacturing will also help our members with technology scaling."
IBM will be testing the SRC-inspired wafer pruning technique developed by Gupta by adding the necessary test structures between die on its 45-nm process, then performing the necessary testing during fabrication to prune potentially bad wafers. By keeping careful track of all metrics, IBM hopes to use its analytics to fully characterize the improved yields and cost savings that can be achieved using wafer pruning. Once the field testing results are in, the wafer pruning processes could be adopted by any SRC member company, including Advanced Micro Devices Inc., Freescale Semiconductor Inc., Globalfoundries Inc., IBM, Intel Corp., and Texas Instruments Inc. All news
Brushless DC servo motors integrate field-oriented closed-loop servo control
December 11, 2013
Nanotec Electronic’s Nema 23 Plug & Drive DC servo motors consist of integrated, brushless DC servo motors with a field-oriented ...
How green is your code?
80V Wide Range I2C Power Monitor Simplifies Challenging System
CUI launches complete range of free 3D power supply models to speed power supply design
Smart buildings drive market for advanced sensors
Step aside MEMS. Here comes NEMS
December 10, 2013
Automotive industry sees innovation in products, not business models
Big moves in chip vendor top 20 ranking
Extendible processors go head to head backed by EDA giants
- 3mm × 3mm QFN IC Directly Monitors 0V to 80V Supplies
- UltraCMOS® Semiconductor Technology Platforms: A Rapid Advancement of Process & Manufacturing
- Adaptive Cell Converter Topology Enables Constant Efficiency in PFC Applications
- Isolated 4-Channel, Thermocouple/RTD Temperature Measurement System with 0.5°C Accuracy
InterviewPerformance monitoring solution helps provide intelligent control of high power systems
A performance monitoring solution designed to enable companies to monitor high power IGBT module systems in locomotive, wind turbine, High Voltage DC and industrial drive applications was unveiled this ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
Internet of Things (IoT) manufacturer Ciseco has launched the Raspberry Pi ‘Wireless Inventors Kit’ (RasWIK), featuring 88 pieces to provide everything a Pi owner needs to follow a series of step-by-step projects or to create their own wireless devices, without the need for configuration or even writing code.
RasWIK has been designed to be highly accessible, demystifying the dark art of wireless and enabling anyone with basic computing skills to begin building wireless devices with a Raspberry Pi. You can create anything from a simple traffic light, to a battery monitor, or even a temperature gauge that sends data to the Xively IoT cloud so billions can access the data.This month, Ciseco is giving away twelve Raspberry Pi Wireless Inventors kits, worth £49.99 each for EETimes Europe's readers to win.
And the winners are...
In our previous reader offer, Farsens was giving away five kits for EEtimes Europe readers to evaluate its FenixVortex, Kineo and X1 wireless, battery free sensor tags.
Lucky winners include Mr A. Neil from the UK, Mr. E. Delvaux from Belgium, Mr Lengal from the Czech Republic, Mr H. Bijlsma from the Netherlands, and Mr G. Pfaff from Germany. All should be receiving their packages soon. Lets wish them some interesting findings with their projects.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.