Print  |  Send  |   

Improved Memory Throughput Using Serial NOR Flash

March 29, 2012 // Cliff Zitlaw, Spansion // 0 comments

Improved Memory Throughput Using Serial NOR Flash Download White Paper 1Mo

NOR flash remains the preferred non-volatile technology for discrete memories in embedded systems. Today's NOR based SPI memories have reached 108MHz clock rates with a QuadIO (x4) interface to achieve a 54MB/s sustained read throughput while remaining compatible with the original interface specified nearly 25 years ago. The legacy SPI interface and bus protocol is reaching fundamental timing limits that will make difficult further increases to the SPI bus clock rate. This paper will describe both system level and memory device strategies that deal with these timing limitations allowing higher SPI bus throughputs.


All White Papers


Submit a white paper

Follow us

Fast, Accurate & Relevant for Design Engineers only!

Technical papers     

Linear video channel

READER OFFER

Read more

This month, Future Electronics has 20 of Intersil's ISL8203MEVAL2Z evaluation boards to give away to EETimes Europe's readers. Worth 95 US dollars, the board was designed to demonstrate the performance of the ISL8203M dual step-down power module which integrates a PWM controller, synchronous switching MOSFETs, inductors, and passives all in a 9.0x6.5x1.83mm package.

The ISL8203M is rated for dual 3A output current or 6A current sharing operation with an input range of 2.85V to 6V. Each of the two channels employs the current mode pulse width modulation scheme for fast transient response and pulse-by-pulse current limiting.

MORE INFO AND LAST MONTH' WINNERS...

Design centers     

Automotive
Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.

 

You must be logged in to view this page