Print  |  Send  |   

Improved Memory Throughput Using Serial NOR Flash

March 29, 2012 // Cliff Zitlaw, Spansion // 0 comments

Improved Memory Throughput Using Serial NOR Flash Download White Paper 1Mo

NOR flash remains the preferred non-volatile technology for discrete memories in embedded systems. Today's NOR based SPI memories have reached 108MHz clock rates with a QuadIO (x4) interface to achieve a 54MB/s sustained read throughput while remaining compatible with the original interface specified nearly 25 years ago. The legacy SPI interface and bus protocol is reaching fundamental timing limits that will make difficult further increases to the SPI bus clock rate. This paper will describe both system level and memory device strategies that deal with these timing limitations allowing higher SPI bus throughputs.


All White Papers


Submit a white paper

Follow us

Fast, Accurate & Relevant for Design Engineers only!

Technical papers     

Linear video channel

READER OFFER

Read more

This month, DecaWave is offering EETimes Europe's readers the chance to win two TREK1000 kits to evaluate its Ultra-Wideband (UWB) indoor location and communication DW1000 chip in different real-time location system topologies.

Worth €947, the kit allow designers to prove a concept within hours and have a prototype ready in days. Based on the two-way ranging scheme, the kit lets you test three different topologies.

MORE INFO AND LAST MONTH' WINNERS...

Design centers     

Automotive
Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.

 

You must be logged in to view this page

Login here :