Print  |  Send  |   

Intel FinFETs may need SOI to shrink

June 08, 2012 // Peter Clarke

Intel FinFETs may need SOI to shrink

Intel's 22-nm FinFETs show physical variability according to cross-sectional photographs from engineering consultancy Chipworks Inc., (Ottawa, Ontario) and EDA company Gold Standard Simulations Ltd., (GSS) has attempted to model electrical characteristics of various examples.


Page 1 of 2
One conclusion drawn by Professor Asen Asenov, CEO of GSS (Glasgow, Scotland), is that Intel may need to turn to silicon-on-insulator wafers to scale its FinFETs below 22-nm. This may also have implications for foundries which are yet to introduce FinFET technology into their chip manufacturing processes.

GSS has already done some TCAD simulation of FinFETs and posted findings in a blog that discussed the fact that at 22-nm Intel's FinFETs are trapezoidal rather than rectangular in cross-section (see Intel's FinFETs are less fin and more triangle).

The latest GSS blog seeks to compare the on-current of differently-shaped FinFETs. It points out that in logic applications multiple fins are connected in parallel, resulting in an averaging of their characteristics, but in SRAM circuits the variability of a single fin is a key characteristic and performance limiter.



TEM images of three Intel FinFETs with the GARAND simulation domain overlaid. Source: GSS


The characteristic dimensions of three FinFETs were fed into the GSS Garand simulator and it revealed that at 22-nm, nature appears to have worked to Intel's advantage. "Despite significant differences in the shape of the three fins, the difference in the on-current is within a 4 percent range," the blog states.

"Compared with process variation across the chip or across the wafer 4 percent is small. But it is additional variation," Professor Asenov told EE Times. He added that the simulation revealed that the FinFET process technology is complex and difficult to implement, partly because of the lack of a planarization process that can level-up shallow trench isolation oxides between transistors. One result of this is that bulk FinFET heights can vary, he said.
1 | 2 | Next page

All news

Production

Follow us

Fast, Accurate & Relevant for Design Engineers only!

Technical papers     

Filter Wizard     

Check out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.

Linear video channel

READER OFFER

Read more

This month, Arrow Electronics is giving away ten XMC1200 lighting application kits, worth 100 Euros each, for EETimes Europe's readers to win.

Each kit combines Infineon’s brightness and colour control XMC1200 CPU board to drive flicker free LED dimming and colour changing, together with a colour LED card and a white LED card.

Read more

Design centers     

Automotive
Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.

 

You must be logged in to view this page

Login here :