Intel gives deeper look into Ivy Bridge
February 21, 2012 // Rick Merritt
Intel gave its first details public look into Ivy Bridge, the first processors to use its 22 nm tri-gate technology. Intel plans at least four major variants of the chip which packs 1.4 billion transistors into 160mm-squared in its largest version.
The first Ivy Bridge chip targets a range of desktop, notebook, embedded and single-socket server systems with up to 8 Mbytes cache. Like previous Intel parts it integrates a memory controller and graphics, now upgraded to support DDR3L DRAMs and Microsoft DirectX 11.0 graphics APIs.
We spent a lot of time on the modularity of this die to create different flavors of it very quickly, said Scott Siers, an Intel engineer who presented a paper on the chip at the International Solid-State Circuits Conference.
Specifically the largest die includes four x86 cores and a large graphics block. It can be chopped along its x- and/or y-axis using automated generation tools to create versions with two cores or a smaller graphics block.
Siers said Ivy Bridge is Intels first client chip to support low power 1.35-V DDR3L and DDR power gating in standby mode. It handles up to 1,600 MTransfers/s as well as 1.5V DDR3. A new write assist cache circuit provides an average 100 millivolt power reduction.
The Displayport block supports three simultaneous displays including one 1.6 GHz and two 2.7 GHz links with four lanes each.
The PCIe receiver uses a continuous time linear equalizer with 32 gain control levels and a transmitter with a three-tap digital FIR filter. The PCIe block also supports on die testing for jitter as well as timing and voltage margin measurements.
The chips x86 and graphics cores can scale in data rates at 100 and 50 MHz increments respectively. Overall, the chip supports five power planes and 180 clock islands that can be separately gated.All news
Dutch startup shrinks 60GHz radars, increases precision
August 28, 2014
Founded in 2011, Dutch startup Omniradar announced it has secured €2.6m of equity and debt financing to roll out its single-chip ...
Google glass: App measures facial expression
Forget iPhone: 4 megatrends in China’s smartphone market
Lantronix to fill digital classrooms' printing gap with PAL programme
Smart bicycle to feature eCall, GPS tracking and scheduled maintenance
Rohm opens MEMS foundry operation
August 28, 2014
Rohm Co. Ltd. (Kyoto, Japan) has created a foundry business based at the 6-inch Miyazaki wafer fab of its Lapis Semiconductor ...
Can rubber bounce back to power lithium-ion batteries?
Low noise rail-to-rail negative regulator with programmable current limit
Study: Connected Car to spur competition between OEMs and IT players
- How to Protect & Monetize Android Apps
- Building Blocks for the Internet of Things
- New Linear Regulators Solve Old Problems
- Testing GPS with a Simulator
InterviewCEO interview: Tronics' Langlois makes moves in MEMS
Pascal Langlois has been CEO at Tronics for nine months. He discusses plans for the company and directions for the complex and diverse MEMS technology sector.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altium Ltd is offering EETimes Europe's readers the chance to win one TASKING VX-Toolset for ARM Cortex-M Premium Edition, normally licensed for 2.395 Euros, for ultra-rapid prototyping and code development around ARM Cortex-M based microcontrollers.
The VX-toolset for ARM is the first TASKING compiler suite to receive the Software Platform technology, which is seamlessly...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.