Intel gives deeper look into Ivy Bridge
February 21, 2012 // Rick Merritt
Intel gave its first details public look into Ivy Bridge, the first processors to use its 22 nm tri-gate technology. Intel plans at least four major variants of the chip which packs 1.4 billion transistors into 160mm-squared in its largest version.
The first Ivy Bridge chip targets a range of desktop, notebook, embedded and single-socket server systems with up to 8 Mbytes cache. Like previous Intel parts it integrates a memory controller and graphics, now upgraded to support DDR3L DRAMs and Microsoft DirectX 11.0 graphics APIs.
We spent a lot of time on the modularity of this die to create different flavors of it very quickly, said Scott Siers, an Intel engineer who presented a paper on the chip at the International Solid-State Circuits Conference.
Specifically the largest die includes four x86 cores and a large graphics block. It can be chopped along its x- and/or y-axis using automated generation tools to create versions with two cores or a smaller graphics block.
Siers said Ivy Bridge is Intels first client chip to support low power 1.35-V DDR3L and DDR power gating in standby mode. It handles up to 1,600 MTransfers/s as well as 1.5V DDR3. A new write assist cache circuit provides an average 100 millivolt power reduction.
The Displayport block supports three simultaneous displays including one 1.6 GHz and two 2.7 GHz links with four lanes each.
The PCIe receiver uses a continuous time linear equalizer with 32 gain control levels and a transmitter with a three-tap digital FIR filter. The PCIe block also supports on die testing for jitter as well as timing and voltage margin measurements.
The chips x86 and graphics cores can scale in data rates at 100 and 50 MHz increments respectively. Overall, the chip supports five power planes and 180 clock islands that can be separately gated.All news
Micrel's 10 criteria for choosing a MEMS foundry
April 18, 2014
Micrel Inc. (San Jose, Calif.) has prepared an article that lays out the 10 criteria to help guide someone in the choice ...
Superconducting qbits made immune to quasiparticle energy loss
The Filter Wizard: Just add a transistor
Mobile display revenues soar, leaving TV behind
European organic PV project aims for material gains
Nanomaterial-packed cathode extends range of EV lithium-sulfur batteries
April 17, 2014
Researchers at the USA's Department of Energy Pacific Northwest National Laboratory have developed a metal organic framework ...
Wearable computing market on 78% CAGR through 2018
OLED TV shipment delays stall OLED material growth
BMW updates navigation via mobile radio connection
- USB 5V 2.5A Output, 42V Input Synchronous Buck with Cable Drop Compensation
- Measurement applications across multiple test platforms
- Supplying DC input power to string inverters
- Supplying DC input power for HEV testing
InterviewHeartbleed challenges the Internet of Thing
The Heartbleed security bug is a key example of the fundamental security challenge for the Internet of Things says Green Hills Software as it launches a new security group.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten XMC1200 lighting application kits, worth 100 Euros each, for EETimes Europe's readers to win.
Each kit combines Infineon’s brightness and colour control XMC1200 CPU board to drive flicker free LED dimming and colour changing, together with a colour LED card and a white LED card.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.