Intel gives deeper look into Ivy Bridge
February 21, 2012 // Rick Merritt
Intel gave its first details public look into Ivy Bridge, the first processors to use its 22 nm tri-gate technology. Intel plans at least four major variants of the chip which packs 1.4 billion transistors into 160mm-squared in its largest version.
The first Ivy Bridge chip targets a range of desktop, notebook, embedded and single-socket server systems with up to 8 Mbytes cache. Like previous Intel parts it integrates a memory controller and graphics, now upgraded to support DDR3L DRAMs and Microsoft DirectX 11.0 graphics APIs.
We spent a lot of time on the modularity of this die to create different flavors of it very quickly, said Scott Siers, an Intel engineer who presented a paper on the chip at the International Solid-State Circuits Conference.
Specifically the largest die includes four x86 cores and a large graphics block. It can be chopped along its x- and/or y-axis using automated generation tools to create versions with two cores or a smaller graphics block.
Siers said Ivy Bridge is Intels first client chip to support low power 1.35-V DDR3L and DDR power gating in standby mode. It handles up to 1,600 MTransfers/s as well as 1.5V DDR3. A new write assist cache circuit provides an average 100 millivolt power reduction.
The Displayport block supports three simultaneous displays including one 1.6 GHz and two 2.7 GHz links with four lanes each.
The PCIe receiver uses a continuous time linear equalizer with 32 gain control levels and a transmitter with a three-tap digital FIR filter. The PCIe block also supports on die testing for jitter as well as timing and voltage margin measurements.
The chips x86 and graphics cores can scale in data rates at 100 and 50 MHz increments respectively. Overall, the chip supports five power planes and 180 clock islands that can be separately gated.All news
High voltage LEDs help simplify compact fixture design
March 11, 2014
Philips Lumileds has launched a mid-power LED which allows lighting manufacturers to design in high voltage drivers that ...
Fullerene-free organic solar cells achieve record conversion efficiency
Abu Dhabi creates iMicro hub for microsystems research
Low-power wireless modules market reaches USD1.40bn in 2014
Certification program clears market path for LED luminaires
Executive Interview: Channelling higher power into smaller packages
March 11, 2014
EE Times Europe Power Management's editor, Paul Buckley interviews Phil Davies, VP Global Sales & Marketing of Vicor ...
Energy efficient 4-Gb DDR3 memory enters mass production
The EFM32 Zero Gecko starter kit in stock at RS Components
Novel nickel-manganese-cobalt cathode technology gains patent clearance
- DSM presents: Select the best plastic for DDR4
- Wireless Sensor Network Challenges and Solutions
- Putting FPGAs to Work in Software Radio Systems Handbook
- Real-Time Spectrum Analysis for Troubleshooting 802.11n/ac WLAN Devices
InterviewExecutive Interview: Channelling higher power into smaller packages
EE Times Europe Power Management's editor, Paul Buckley interviews Phil Davies, VP Global Sales & Marketing of Vicor plc to discover what the leading power conversion company sees as the major technology ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Freescale is giving away ten RIoTboards, worth 74 dollars each, for EETimes Europe's readers to win.
Designed to run Android operating systems efficiently or to run under Linux, the board is based on the Freescale i.MX 6Solo processor; using the ARM Cortex-A9 architecture.
And the winner is...
In our previous reader offer, Crystal Display was giving...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.