JEDEC udpates universal flash storage standard for lower power, faster performance
June 26, 2012 // Julien Happich
JEDEC Solid State Technology Association announced the publication of key updates to its Universal Flash Storage (UFS) standard.
Specifically tailored for mobile applications and computing systems requiring high performance and low power consumption, the new UFS v1.1 standard is an update to the v1.0 standard published in 2011, incorporating feedback from industry UFS technology implementers.
JESD220A Universal Flash Storage v1.1 contains important amendments and references to the latest related MIPI Alliance specifications, and may be downloaded free of charge from the JEDEC website: http://www.jedec.org/standards-documents/results/jesd220a.
JEDEC has also published a complementary standard, JESD223A UFS Host Controller Interface (HCI) v1.1. JESD223A defines a standard host controller interface on which system designers can create a common host controller software driver layer to work with UFS host controller hardware from different manufacturers. The HCI functionality also enables higher performance and power efficiency by minimizing the involvement of the host processor in the operation of the Flash storage subsystem. JESD223A Universal Flash Storage Host Controller Interface v1.1 may also be downloaded free of charge: http://www.jedec.org/standards-documents/results/jesd223a.
To allow for easy transition from e·MMC technology, UFS v1.1 has implemented functionality that are compatible with e·MMC v4.51 command protocol improvements such as Context ID (grouping different memory transactions under a single ID so the device can understand that they are related), and Data Tag (tagging specific write transactions so they can be prioritized and targeted to a memory region with higher performance and better reliability).
To achieve the highest performance and most power efficient data transport, JEDEC UFS aligns with industry–leading specifications from the MIPI Alliance to form its Interconnect Layer. This collaboration continues with UFS v1.1, which supports the M-PHYTM and UniProSM specifications. Recently published, the newest UniPro specification defines a universal chip-to-chip data transport protocol, providing a common tunnel for higher-level protocols. The updated M-PHY interface is designed as the primary physical interface (PHY layer) for the UniPro specification, and is a high speed serial interface. The next generation M-PHY reaches 2.9 gigabits per second (Gbps) per lane with up-scalability to 5.8Gbps per lane.
Visit JEDEC at www.jedec.orgAll news
3D Sound Labs cracks user-centric surround sound
April 27, 2015
French startup 3D Sound Labs is now taking pre-orders for its Neoh headphones which it claims produce a truly immersive, ...
Wireless charging gets universal antenna
European Space Agency to send ultracapacitors into orbit
A clean MIPS slate for academia
Design win; IDT meets IKEA
Eurotech to offload its cloud offering to iNebula
April 24, 2015
Italian companies Eurotech and iNebula have joined their forces to provide what they claim will be the industry's first cloud ...
Electric vehicles: Driving range decides
Samsung details its flex display
3D-printing aerogels for energy storage
- Smart Capacitive Design Tips
- Wireless MCUs and IoT
- Battery Management System Tutorial
- Deciding if Automated Test is right for your Company
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, DecaWave is offering EETimes Europe's readers the chance to win two TREK1000 kits to evaluate its Ultra-Wideband (UWB) indoor location and communication DW1000 chip in different real-time location system topologies.
Worth €947, the kit allow designers to prove a concept within hours and have a prototype ready in days. Based on the two-way ranging scheme, the kit lets you test...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.