Lattice and Flexibilis unveils first FPGA Ethernet Switch IP cores with HSR (IEC 62439-3) protocol support
June 14, 2011 // Paul Buckley
Lattice Semiconductor Corporation and Flexibilis Oy have announced the immediate availability of the Flexibilis Ethernet Switch (FES) IP core. The triple speed (10 Mbps/100 Mbps/1 Gbps) FES IP cores operate on Ethernet Layer 2 and can switch with gigabit forwarding capacity per port.
Data forwarding and classification inside the switch is based on MAC address information in the packets and the prioritization scheme. Quality of service is supported with up to four queues per port. The Ethernet switch IP core is available in five versions that vary in their number of ports and functionality:
- High Availability Seamless Redundancy QuadBox FES
- High Availability Seamless Redundancy RedBox FES
- 8-port FES
- 4-port FES
- 3-port FES
The protocol is applicable across a range of applications that demand high availability and sub-microsecond accuracy.
Target applications include smart grid substation automation and networked industrial automation gear, as well as in high availability network equipment.
The FES IP cores are equipped with IEEE 1588 version 2 end-to-end transparent switch functionality, which significantly improves the ability to resist the degradation of clock information quality in larger networks. The ability is critical in meeting the strict quality of service (QoS) requirements in wireless backhaul, wireline access, datacenter bridging and industrial Ethernet application. This feature makes the FES IP cores suitable for applications such as microwave backhaul routers, cell side routers and industrial automation products.
Visit Flexibilis at www.flexibilis.com.
Visit Lattice Semiconductor at www.latticesemi.com. All news
Ag nanodiscs to boost MoS2's LED performance
April 01, 2015
Researchers at Northwestern University's McCormick School of Engineering have fabricated a series of silver nanodiscs which ...
MOSTCO demos integration of MOST bus with Autosar
IoT encryption: a revenue driver for CSPs
3D Qualcomm SoCs by 2016
How will deep learning change SoCs?
Electronics printed in France
March 31, 2015
During an industry meeting last week, the French association of printed electronics (Association Française de l'Électronique ...
Sony licenses bonding technology from Ziptronix
Delphi selected to build Audi’s autopilot computer
Medical chip market on 12% CAGR
- High-Speed, Real-Time Recording Systems Handbook
- New Linear Regulators Solve Old Problems
- Intelligent Over Temperature Protection for LED Lighting Applications
- Intel helps to Turbocharge Infotainment Systems Designs
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, DecaWave is offering EETimes Europe's readers the chance to win two TREK1000 kits to evaluate its Ultra-Wideband (UWB) indoor location and communication DW1000 chip in different real-time location system topologies.
Worth €947, the kit allow designers to prove a concept within hours and have a prototype ready in days. Based on the two-way ranging scheme, the kit lets you test...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.