Lattice releases ultra-low power IspLEVER Classic design tool suite
October 17, 2011 // Paul Buckley
Lattice Semiconductor Corporation has introduced its ispLEVER Classic version 1.5 design tool suite which continues to support the ultra-low power ispMACH 4000ZE CPLD family as well as all of Lattice's mature programmable devices, including GAL and ispGAL Simple PLDs (SPLDs); ispLSI, MACH, ispMACH and ispXPLD Complex PLDs (CPLDs); ORCA, FPSC and ispXPGA Field Programmable Gate Arrays (FPGAs); and ispGDX/ispGDX2 crosspoint devices.
Lattice's ispLEVER Classic 1.5 design software includes everything necessary to take a project from concept through to a programmed device and provides a powerful set of software tools for all design tasks, including project management, HDL design entry, module/IP integration, place and route, timing analysis, in-system logic analysis and much more.
Tool reporting has been improved with version 1.5, to make it easier to interpret. The Windows 7 64-bit OS is also now fully supported. Lattice also works closely with industry leaders Synopsys and Aldec to provide superior HDL synthesis and simulation solutions, fully integrated into the ispLEVER Classic design flow.
The new Windows-based version is now available for download and licensing at no charge from the Lattice website: www.latticesemi.com/ispleverclassic
DecaWave preps for expansion, next location chip.
September 03, 2015
Even though ultrawideband fabless chip company DecaWave Ltd. (Dublin, Ireland) has only recently raised funding of $4.5 million ...
These five trends drive automotive innovation
How to increase your engineering value in just 20 minutes a day
Google-led group preempts HEVC
IT security is changing: if the SIEM is dead, what's next?
Serdes startup Credo raises $8 million
September 03, 2015
Credo Semiconductor Inc. (Milpitas, Calif.), a developer of serializer-deserializer circuits, technology and IP cores, has ...
The future of print and paper: digital hybrids
Google backer offers $50 million quantum computer investment
Solar-charged transparent Li-ion battery promises 'smart windows'
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
- Software-Defined Radio Handbook
- Why Making the Move from a Variable Transformer to a VariPLUS is the Right Decision
- Automating Leakage and Functional Testing
InterviewCEO interview: Ambiq sees broader options for low voltage
Mike Noonen, recently appointed interim CEO at microcontroller startup Ambiq Micro, discusses the focus and opportunities for this pioneering company designing circuits that can operate below the threshold ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altera is giving away three of its second-generation Nios II Embedded Evaluation Kit (NEEK), worth 9 each, for EETimes Europe's readers to win.
The feature-rich platform provides a fast and simple way for embedded designers to experience the capabilities of a custom embedded processor in a non-volatile FPGA.
MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.