Lattice unveils first low cost FPGA to support Broadcom HiGig protocol
November 29, 2010 // Paul Buckley
Lattice Semiconductor Corporation has added the HiGig MAC IP core to low cost LatticeECP3 FPGA family. Multiple individual devices interconnected via the HiGig protocol operate as one logical network, seamlessly providing features like quality of service (QoS), mirroring and link aggregation.
The HiGig MAC ensures that the Media Access rules specified in the 802.3ae IEEE standard and HiGig Protocol definitions are met while transmitting a frame of data over Ethernet. On the receive side, it extracts the different components of a frame and transfers them to higher applications through a FIFO interface. With this new Lattice IP core, designers will be able to implement low cost network solutions using Broadcom devices.
Compliant with Broadcom HiGig and HiGig2 protocol definitions, the HiGig MAC IP core has a 64-bit wide internal data path operating at a maximum frequency of 156 MHz on the LatticeECP3 FPGA. The core provides XGMII and XAUI interfaces to the PHY layer and supports variable-sized packet transmission with fixed-sized messaging capability (HiGig2 only). With multicast address filtering and 16-bit statistics counters, the core requires approximately 4100 FPGA look-up tables (LUTs) for HiGig implementations and approximately 4700 FPGA LUTs for HiGig2 implementations.
The HiGig MAC IP core developed by Lattice is supported by Lattice’s IPexpress FPGA design tool module. Included as a standard feature in the Lattice Diamond design environment, the IPexpress module reduces design time by allowing IP parameterization and timing analysis on the designer’s desktop. This allows users to customize Lattice's extensive library of IP functions for their unique applications, integrate them with their proprietary FPGA logic designs and evaluate the overall device operation via simulation and timing analysis prior to making any IP purchase commitments.
Availability and Pricing
The HiGig MAC IP core is available now and can be ordered through Lattice sales with a list price of $5,000.
More information about the HiGig MAC IP core at
Visit Lattice Semiconductor at www.latticesemi.com
Cutting down on personal data leaks
August 22, 2014
Now may be the right time to cut down on smartphone data leaks and reclaim a little bit of privacy, according to Yves-Alexandre ...
Great chances and risks for sensor industry in shale gas exploration
Tools out of the 3D printer conquer car production
Trinamic's stepper motor package gets you started
Webinar: Printed circuit board test and in line automation
Apple, Samsung tablet sales decline
August 21, 2014
Global tablet shipments grew 5 percent year on year to reach 52.4 million units in 2Q14, according to market analysis company ...
MCU market on a rebound, says analyst
Is free-space wireless charging viable? Dialog thinks itís worth a try
Schaeffler to boost electromobility by Formula E commitment
- Building Blocks for the Internet of Things
- New Linear Regulators Solve Old Problems
- Testing GPS with a Simulator
- DSM presents: Select the best plastic for DDR4
InterviewCEO interview: Tronics' Langlois makes moves in MEMS
Pascal Langlois has been CEO at Tronics for nine months. He discusses plans for the company and directions for the complex and diverse MEMS technology sector.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altium Ltd is offering EETimes Europe's readers the chance to win one TASKING VX-Toolset for ARM Cortex-M Premium Edition, normally licensed for 2.395 Euros, for ultra-rapid prototyping and code development around ARM Cortex-M based microcontrollers.
The VX-toolset for ARM is the first TASKING compiler suite to receive the Software Platform technology, which is seamlessly...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.