Lattice unveils first low cost FPGA to support Broadcom HiGig protocol
November 29, 2010 // Paul Buckley
Lattice Semiconductor Corporation has added the HiGig MAC IP core to low cost LatticeECP3 FPGA family. Multiple individual devices interconnected via the HiGig protocol operate as one logical network, seamlessly providing features like quality of service (QoS), mirroring and link aggregation.
The HiGig MAC ensures that the Media Access rules specified in the 802.3ae IEEE standard and HiGig Protocol definitions are met while transmitting a frame of data over Ethernet. On the receive side, it extracts the different components of a frame and transfers them to higher applications through a FIFO interface. With this new Lattice IP core, designers will be able to implement low cost network solutions using Broadcom devices.
Compliant with Broadcom HiGig and HiGig2 protocol definitions, the HiGig MAC IP core has a 64-bit wide internal data path operating at a maximum frequency of 156 MHz on the LatticeECP3 FPGA. The core provides XGMII and XAUI interfaces to the PHY layer and supports variable-sized packet transmission with fixed-sized messaging capability (HiGig2 only). With multicast address filtering and 16-bit statistics counters, the core requires approximately 4100 FPGA look-up tables (LUTs) for HiGig implementations and approximately 4700 FPGA LUTs for HiGig2 implementations.
The HiGig MAC IP core developed by Lattice is supported by Lattice’s IPexpress FPGA design tool module. Included as a standard feature in the Lattice Diamond design environment, the IPexpress module reduces design time by allowing IP parameterization and timing analysis on the designer’s desktop. This allows users to customize Lattice's extensive library of IP functions for their unique applications, integrate them with their proprietary FPGA logic designs and evaluate the overall device operation via simulation and timing analysis prior to making any IP purchase commitments.
Availability and Pricing
The HiGig MAC IP core is available now and can be ordered through Lattice sales with a list price of $5,000.
More information about the HiGig MAC IP core at
Visit Lattice Semiconductor at www.latticesemi.com
Delayed roadmap set for debut at TSensors Summit
November 27, 2015
The MEMS and Sensors Industry Group has announced that it will release the outline of the TSensors (Trillion Sensors) Roadmap ...
Tower buys Maxim's Texas wafer fab
Deterministic motor control with FPGAs
Smart buildings, smartphones will drive IR detector market
Private ID as a service leverages smartphone-enabled biometrics
Like Micron, SK Hynix rejects Chinese advances
November 26, 2015
Korean memory chip company SK Hynix has rejected an investment offer from China's state-backed Tsinghua Unigroup, according ...
NXP, Freescale merger clears FTC hurdle
Thin film micro-lenses stretch to focus
German battery maker puts squeeze on Tesla's solar storage plans
- Battery Size Matters
- Software-Defined Radio Handbook - 11th edition
- Multichemistry Buck Battery Charger Controller
- Automotive Circuit Protection using Littelfuse Automotive TVS Diodes
InterviewCEO interview: InvenSense's Abdi on expanding MEMS horizons
InvenSense Inc. is a MEMS company that has epitomized a fabless approach to a sector that is still highly reliant on a thorough grasp of the manufacturing and packaging processes. We interviewed CEO Behrooz ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, FTDI Chip is giving away six MCU development board packages complete with a dedicated compiler (including a full integrated development environment).
Worth Euro 315 each, the packages include a credit card sized Clicker 2 board for the FT90X 32-bit MCU supplied alongside a powerful dedicated compiler from MikroElektronika.
MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.