Lattice unveils first low cost FPGA to support Broadcom HiGig protocol
November 29, 2010 // Paul Buckley
Lattice Semiconductor Corporation has added the HiGig MAC IP core to low cost LatticeECP3 FPGA family. Multiple individual devices interconnected via the HiGig protocol operate as one logical network, seamlessly providing features like quality of service (QoS), mirroring and link aggregation.
The HiGig MAC ensures that the Media Access rules specified in the 802.3ae IEEE standard and HiGig Protocol definitions are met while transmitting a frame of data over Ethernet. On the receive side, it extracts the different components of a frame and transfers them to higher applications through a FIFO interface. With this new Lattice IP core, designers will be able to implement low cost network solutions using Broadcom devices.
Compliant with Broadcom HiGig and HiGig2 protocol definitions, the HiGig MAC IP core has a 64-bit wide internal data path operating at a maximum frequency of 156 MHz on the LatticeECP3 FPGA. The core provides XGMII and XAUI interfaces to the PHY layer and supports variable-sized packet transmission with fixed-sized messaging capability (HiGig2 only). With multicast address filtering and 16-bit statistics counters, the core requires approximately 4100 FPGA look-up tables (LUTs) for HiGig implementations and approximately 4700 FPGA LUTs for HiGig2 implementations.
The HiGig MAC IP core developed by Lattice is supported by Lattice’s IPexpress FPGA design tool module. Included as a standard feature in the Lattice Diamond design environment, the IPexpress module reduces design time by allowing IP parameterization and timing analysis on the designer’s desktop. This allows users to customize Lattice's extensive library of IP functions for their unique applications, integrate them with their proprietary FPGA logic designs and evaluate the overall device operation via simulation and timing analysis prior to making any IP purchase commitments.
Availability and Pricing
The HiGig MAC IP core is available now and can be ordered through Lattice sales with a list price of $5,000.
More information about the HiGig MAC IP core at
Visit Lattice Semiconductor at www.latticesemi.com
Design win; IDT meets IKEA
April 24, 2015
Integrated Device Technology, Inc. (IDT) has disclosed that IKEA has chosen IDT’s wireless power transmitters to embed in ...
Eurotech to offload its cloud offering to iNebula
Electric vehicles: Driving range decides
Samsung details its flex display
3D-printing aerogels for energy storage
Gartner lowers 2015 chip market growth forecast
April 23, 2015
A mix of currency shifts, excess inventory and the end a PC upgrade cycle is set to slow growth in the global semiconductor ...
Hexagon, Xylon join forces for smart CT-based quality control systems
PSA, IBM tie Connected Car to the Internet of Things
Disposable sensor patch analyses golfers' swing
- Smart Capacitive Design Tips
- Wireless MCUs and IoT
- Battery Management System Tutorial
- Deciding if Automated Test is right for your Company
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, DecaWave is offering EETimes Europe's readers the chance to win two TREK1000 kits to evaluate its Ultra-Wideband (UWB) indoor location and communication DW1000 chip in different real-time location system topologies.
Worth €947, the kit allow designers to prove a concept within hours and have a prototype ready in days. Based on the two-way ranging scheme, the kit lets you test...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.