Low Power Design – where next for Power-Gating?
January 18, 2012 // David Flynn, ARM // 0 commentsDownload White Paper 835Ko
On-chip power gating is well understood and supported by multi-voltage EDA tools and Unified and Common Power Formats (UPF and CPF), but has limitations. This paper describes new techniques, developed and evaluated in silicon in R&D at ARM, that enhance power gating and address state retention with minimal area and performance impact. Appropriate for Cortex-A class to Cortex-M class SOC designs.
Most popular PapersRead more
Whitepaper Series Part 1 - Underwater Connectivity
December 07, 2014 | Cathy Kirschner, Northwire, Inc. | 222923215
Halogen-free options and increased performance for terminal blocks
November 20, 2014 | Patrick Duis, Application Development Engineer Connectors DSM | 222923056
Sunlight Readability and Durability of Projected Capacitive Touch Displays for Outdoor Applications
November 05, 2014 | Erin Bludau, Ocular | 222922807
Advancing the smart factory through technology innovation
September 24, 2014 | Karl-Heinz Steinmetz | 222922466
- New life for Embedded systems in the Internet of Things
- Virtualization and the Internet of Things
- RF/Microwave Instrumentation “S” Series Amplifiers
- Application Guide to RF Coaxial Connectors and Cables
InterviewCEO interview: Bosch's IoT startup is all about the system
Thorsten Mueller, CEO of Bosch Connected Devices and Solutions GmbH (Reutlingen, Germany), has been guiding the latest startup subsidiary of Robert Bosch GmbH since 2013 when he started the initiative ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten BeMicro Max 10 FPGA evaluation boards together with an integrated USB-Blaster, each package being worth 90 Euros, for EETimes Europe's readers to win.
Designed to get you started with using an FPGA, the BeMicro Max 10 adopts Altera's non-volatile MAX 10 FPGA built on 55-nm flash process.
The MAX 10 FPGAs are claimed to revolutionize non-volatile integration by delivering advanced processing capabilities in a low-cost, instant-on, small form factor programmable logic device.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.