Print  |  Send  |   

Low Power Design where next for Power-Gating?

January 18, 2012 // David Flynn, ARM // 0 comments

Low Power Design  where next for Power-Gating? Download White Paper 835Ko

On-chip power gating is well understood and supported by multi-voltage EDA tools and Unified and Common Power Formats (UPF and CPF), but has limitations. This paper describes new techniques, developed and evaluated in silicon in R&D at ARM, that enhance power gating and address state retention with minimal area and performance impact. Appropriate for Cortex-A class to Cortex-M class SOC designs.


All White Papers


Submit a white paper

Follow us

Fast, Accurate & Relevant for Design Engineers only!

Technical papers     

Linear video channel

READER OFFER

Read more

 

This month, Novelda is giving away two full XeThru Inspiration kits worth 1499 US Dollars each, for EETimes Europe's readers to experiment first hand with its XeThru technology.

Based on the use of radio waves, rather than infrared, ultrasound or light, the company's X2M1000 Inspiration modules can detect presence just from the chest movement while breathing, and measure both the rate and depth of breathing, allowing breathing patterns to be tracked in real-time for a plethora of presence and health-care monitoring applications.

MORE INFO AND LAST MONTH' WINNERS...

Design centers     

Automotive
Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.

 

You must be logged in to view this page

Login here :