Memory cube group issues initial draft specs
August 15, 2012 // Rick Merritt
The Hybrid Memory Cube Consortium released to its members an initial draft of interface specifications for its 3-D DRAM memory stack. The group is now in final review of the specs with plans to release them publicly near the end of the year.
The group has so far defined two specifications—an interface protocol and a short-reach physical layer channel. The PHY is optimized for use connecting a memory cube and chips sitting multiple inches of printed circuit board traces away in a networking system.
The group will also define an ultra short reach PHY. It aims to extend less than three inches and is optimized to connect the cube with die, probably on a single multi-chip module.
Only members can get access to the initial drafts and provide input on them until the review process is complete and the specs are made public at the end of the year. The group is still open to accepting new members.
The group is led by Micron and Samsung. Other members include Altera, ARM, Hewlett-Packard, IBM, Microsoft, Open-Silicon, SK Hynix and Xilinx.
The spec is primarily targeted at high-performance networking, industrial, and test and measurement applications. IBM has also suggested it will use the cubes for high-end servers. The cubes contain both DRAM memory chips and a memory controller.
Previously, Micron said it will deliver 2 and 4 Gbyte versions of the cubes in early 2013, providing aggregate bi-directional bandwidth of up to 160 Gbytes/second.
Separately, the Jedec standards group is working on a follow on to the 12.8 Gbit/second Wide I/O interface that targets mobile applications processors. The so-called HB-DRAM or HBM effort is said to target a 120-128 Gbyte/second interface and is led by the Jedec JC-42 committee including representatives from Hynix and other companies.
Sony raises image sensor capex...again
May 21, 2015
Sony has raised its financial year capex for CMOS image sensors to 210 billion yen (about $1.7 billion), almost five times ...
OneSpin Solutions takes formal verification to the App store
Why the speculations on Nokia’s map service HERE run hot
Flexible OLED display peels off the wall
Extensible CPU cores exploit IoT's vast potential
Irish battery R&D facility targets advanced material development
May 21, 2015
The world’s leading manufacturer of deep-cycle batteries, Trojan Battery Co., LLC, is expanding the company's research and ...
Bosch adjusts course for future mobility requirements
Williams helps develop world’s first sodium-ion powered vehicle
Amantys set for long-term future under MR
- Integrating GPS into consumer products
- Controlling LED Lighting Using Triacs and Quadracs
- Automotive Designs Demand Low EMI Synchronous Buck Converters
- Smart Capacitive Design Tips
InterviewCEO interview: What's next after Tower's turn-around?
May 2015 marks the tenth anniversary of Russell Ellwanger taking over as CEO of speciality foundry Tower Semiconductor Ltd. (Migdael Haemek, Israel), which now trades as TowerJazz. And so EE Times Europe ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
In this month's reader offer, Analog Devices is giving away five Blackfin Low-Power Imaging Platform (BLIP) Development Systems (ADZS-BF707-BLIP2), worth 199 dollars each, for EETimes Europe's readers to win.
Targeting demanding ultra-low-power, real-time applications for image sensing and advanced audio, the development platform leverages the company’s ADSP-BF707BBCZ-4 Blackfin processor as...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.