Memory firms detail sub-20-nm NAND chips
February 24, 2012 // EE Times
Engineers from Samsung Electronics Co. Ltd., Toshiba Corp., and SanDisk Corp., took to the podium to provide details of their respective 19-nm NAND flash chips in presentations at the International Solid-State Circuit Conference (ISSCC) on Wednesday (February 22).
Samsung's Daeyeal Lee delivered a paper describing the company's 64-Gbit multi-level cell (MLC) NAND device implemented in sub-20-nm technology. The device features a 533-megabit-per-second DDR interface achieved by implementing a wave-pipeline architecture, Lee said. The chip also makes use of new techniques to overcome floating-gate coupling interference and mitigate program disturbance, Lee said.
According to Lee, the use of the new schemes, known as correction-before-recoupling reprogram and P3 pattern pre-pulse scheme, results in a 21 percent lower bit error rate compared with conventional techniques. Lee described another technique, inhibit-channel-coupling-reduction, for mitigating program disturbance in the chip.
A bit of controversy erupted at the end of Lee's presentation, when one audience member, who identified himself as a member of conference's memory subcommittee, chastised Lee for declining to describe the size of memory cell size of the chip, suggesting that Samsung was not providing enough information for an ISSCC paper.
Earlier Wednesday, Toshiba's Noboru Shibata described his company's 19-nm multi-level 64-Gbit NAND device. Shibata said the chip's die size is 112.8 square millimeters, the smallest ever reported for a NAND flash device.
According to Shibata's presentation, the Toshiba chip, which was developed under its long-standing collaboration with SanDisk, achieves an industry first with 15-megabyte-per-second programming throughput. The device employs a one-sided, all-bitline architecture and single-array configuration, he reported. The chip also employes a high-speed toggle-mode interface, he reported.
Asked to comment on the write cycle endurance of the device—an increasing concern as chip makers shrink the feature sizes of NAND—Shibata said it was equivalent to Toshiba's 24-nm NAND. Shibata's presentation described the implementation of a new memory cell programming algorithm meant to mitigate program disturbances.
Also Wednesday, Yan Li, director of memory design at SanDisk, presented a paper on SanDisk's 19-nm, 128-Gbit monolithic device that stores 3-bits per memory cell, the highest density IC ever produced.
Harman: How the Connected Car shapes future infotainment systems
March 05, 2015
With the Connected Car becoming reality, the infotainment landscape in the vehicles will undergo massive changes. At the ...
Sensors for wearable electronics on 40% CAGR
Fan-out wafer level packaging fills gap to 3D, says Yole
Samsung acquires YESCO to strengthen LED display expertise
Lower the cost of solar cells - just add water
Sony switches to OLEDs to upgrade VR helmet
March 04, 2015
Sony has turned to OLED technology to upgrade the company's Morpheus virtual reality helmet to make PlayStation 4 gameplay ...
Tower makes IR sensor for Intel RealSense
Polymer blend improves solar cell efficiency by 200 percent
Stress tracker tames drivers
- High Performance Portable DC Bench Power Supply: Save Money and Free Up Bench Real Estate by Building Your Own
- Software-Defined Radio Handbook
- A Four-Quadrant DC/DC Switching Regulator Smoothly Transitions from Positive to Negative Output Voltages for FPGA and Other Applications
- LED Driver with Integrated Spread Spectrum Reduces EMI without Adding Flicker
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
To ensure you have a good start in 2015, Freescale is giving away five of its QorIQ TWR-LS1021A Tower system modules, worth USD269 each, for EETimes Europe's readers to win.
The module is the most feature-rich and high-performance Tower system offered by Freescale, enabling compatibility and interoperability with the growing list of Tower expansion modules, offering an easily accessible...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.