Memory firms detail sub-20-nm NAND chips
February 24, 2012 // EE Times
Engineers from Samsung Electronics Co. Ltd., Toshiba Corp., and SanDisk Corp., took to the podium to provide details of their respective 19-nm NAND flash chips in presentations at the International Solid-State Circuit Conference (ISSCC) on Wednesday (February 22).
Samsung's Daeyeal Lee delivered a paper describing the company's 64-Gbit multi-level cell (MLC) NAND device implemented in sub-20-nm technology. The device features a 533-megabit-per-second DDR interface achieved by implementing a wave-pipeline architecture, Lee said. The chip also makes use of new techniques to overcome floating-gate coupling interference and mitigate program disturbance, Lee said.
According to Lee, the use of the new schemes, known as correction-before-recoupling reprogram and P3 pattern pre-pulse scheme, results in a 21 percent lower bit error rate compared with conventional techniques. Lee described another technique, inhibit-channel-coupling-reduction, for mitigating program disturbance in the chip.
A bit of controversy erupted at the end of Lee's presentation, when one audience member, who identified himself as a member of conference's memory subcommittee, chastised Lee for declining to describe the size of memory cell size of the chip, suggesting that Samsung was not providing enough information for an ISSCC paper.
Earlier Wednesday, Toshiba's Noboru Shibata described his company's 19-nm multi-level 64-Gbit NAND device. Shibata said the chip's die size is 112.8 square millimeters, the smallest ever reported for a NAND flash device.
According to Shibata's presentation, the Toshiba chip, which was developed under its long-standing collaboration with SanDisk, achieves an industry first with 15-megabyte-per-second programming throughput. The device employs a one-sided, all-bitline architecture and single-array configuration, he reported. The chip also employes a high-speed toggle-mode interface, he reported.
Asked to comment on the write cycle endurance of the device—an increasing concern as chip makers shrink the feature sizes of NAND—Shibata said it was equivalent to Toshiba's 24-nm NAND. Shibata's presentation described the implementation of a new memory cell programming algorithm meant to mitigate program disturbances.
Also Wednesday, Yan Li, director of memory design at SanDisk, presented a paper on SanDisk's 19-nm, 128-Gbit monolithic device that stores 3-bits per memory cell, the highest density IC ever produced.
Delayed roadmap set for debut at TSensors Summit
November 27, 2015
The MEMS and Sensors Industry Group has announced that it will release the outline of the TSensors (Trillion Sensors) Roadmap ...
Tower buys Maxim's Texas wafer fab
Deterministic motor control with FPGAs
Smart buildings, smartphones will drive IR detector market
Private ID as a service leverages smartphone-enabled biometrics
Like Micron, SK Hynix rejects Chinese advances
November 26, 2015
Korean memory chip company SK Hynix has rejected an investment offer from China's state-backed Tsinghua Unigroup, according ...
NXP, Freescale merger clears FTC hurdle
Thin film micro-lenses stretch to focus
German battery maker puts squeeze on Tesla's solar storage plans
- Battery Size Matters
- Software-Defined Radio Handbook - 11th edition
- Multichemistry Buck Battery Charger Controller
- Automotive Circuit Protection using Littelfuse Automotive TVS Diodes
InterviewCEO interview: InvenSense's Abdi on expanding MEMS horizons
InvenSense Inc. is a MEMS company that has epitomized a fabless approach to a sector that is still highly reliant on a thorough grasp of the manufacturing and packaging processes. We interviewed CEO Behrooz ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, FTDI Chip is giving away six MCU development board packages complete with a dedicated compiler (including a full integrated development environment).
Worth Euro 315 each, the packages include a credit card sized Clicker 2 board for the FT90X 32-bit MCU supplied alongside a powerful dedicated compiler from MikroElektronika.
MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.