Memory firms detail sub-20-nm NAND chips
February 24, 2012 // EE Times
Engineers from Samsung Electronics Co. Ltd., Toshiba Corp., and SanDisk Corp., took to the podium to provide details of their respective 19-nm NAND flash chips in presentations at the International Solid-State Circuit Conference (ISSCC) on Wednesday (February 22).
Samsung's Daeyeal Lee delivered a paper describing the company's 64-Gbit multi-level cell (MLC) NAND device implemented in sub-20-nm technology. The device features a 533-megabit-per-second DDR interface achieved by implementing a wave-pipeline architecture, Lee said. The chip also makes use of new techniques to overcome floating-gate coupling interference and mitigate program disturbance, Lee said.
According to Lee, the use of the new schemes, known as correction-before-recoupling reprogram and P3 pattern pre-pulse scheme, results in a 21 percent lower bit error rate compared with conventional techniques. Lee described another technique, inhibit-channel-coupling-reduction, for mitigating program disturbance in the chip.
A bit of controversy erupted at the end of Lee's presentation, when one audience member, who identified himself as a member of conference's memory subcommittee, chastised Lee for declining to describe the size of memory cell size of the chip, suggesting that Samsung was not providing enough information for an ISSCC paper.
Earlier Wednesday, Toshiba's Noboru Shibata described his company's 19-nm multi-level 64-Gbit NAND device. Shibata said the chip's die size is 112.8 square millimeters, the smallest ever reported for a NAND flash device.
According to Shibata's presentation, the Toshiba chip, which was developed under its long-standing collaboration with SanDisk, achieves an industry first with 15-megabyte-per-second programming throughput. The device employs a one-sided, all-bitline architecture and single-array configuration, he reported. The chip also employes a high-speed toggle-mode interface, he reported.
Asked to comment on the write cycle endurance of the device—an increasing concern as chip makers shrink the feature sizes of NAND—Shibata said it was equivalent to Toshiba's 24-nm NAND. Shibata's presentation described the implementation of a new memory cell programming algorithm meant to mitigate program disturbances.
Also Wednesday, Yan Li, director of memory design at SanDisk, presented a paper on SanDisk's 19-nm, 128-Gbit monolithic device that stores 3-bits per memory cell, the highest density IC ever produced.
MEMS leaders under pressure, says Yole
July 31, 2014
The MEMS industry is changing as established leaders with manufacturing and an emphasis on delivering components are put ...
Panasonic and Tesla Gigafactory battery plan forges ahead
Surface inspection tool can get customized
Wireless charging - a more cost-effective approach
Sony, Panasonic, Japan Display plan OLED joint venture
Sony, TSMC win award for silicon-plastic process development
July 30, 2014
The American Association for Clinical Chemistry (AACC) has awarded Sony DADC BioSciences and Taiwan Semiconductor Manufacturing ...
Sensor footprint evolution: Does size matter?
Memscap breaks even on rising Q2 revenue
GPS tracking devices to pass $3.5 billion in 2019
- New Linear Regulators Solve Old Problems
- Testing GPS with a Simulator
- DSM presents: Select the best plastic for DDR4
- Dual 13A μModule Regulator with Digital Interface for Remote Monitoring & Control of Power
InterviewCEO interview: China, not Apple, is way to go, says mCube CEO
Ben Lee, CEO of MEMS startup mCube, explains why he wants to spend $37 million on being a supplier of sensors to Chinese ODMs and avoiding a design win with Apple or Samsung.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altium Ltd is offering EETimes Europe's readers the chance to win one TASKING VX-Toolset for ARM Cortex-M Premium Edition, normally licensed for 2.395 Euros, for ultra-rapid prototyping and code development around ARM Cortex-M based microcontrollers.
The VX-toolset for ARM is the first TASKING compiler suite to receive the Software Platform technology, which is seamlessly...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.