Memory firms detail sub-20-nm NAND chips
February 24, 2012 // EE Times
Engineers from Samsung Electronics Co. Ltd., Toshiba Corp., and SanDisk Corp., took to the podium to provide details of their respective 19-nm NAND flash chips in presentations at the International Solid-State Circuit Conference (ISSCC) on Wednesday (February 22).
Samsung's Daeyeal Lee delivered a paper describing the company's 64-Gbit multi-level cell (MLC) NAND device implemented in sub-20-nm technology. The device features a 533-megabit-per-second DDR interface achieved by implementing a wave-pipeline architecture, Lee said. The chip also makes use of new techniques to overcome floating-gate coupling interference and mitigate program disturbance, Lee said.
According to Lee, the use of the new schemes, known as correction-before-recoupling reprogram and P3 pattern pre-pulse scheme, results in a 21 percent lower bit error rate compared with conventional techniques. Lee described another technique, inhibit-channel-coupling-reduction, for mitigating program disturbance in the chip.
A bit of controversy erupted at the end of Lee's presentation, when one audience member, who identified himself as a member of conference's memory subcommittee, chastised Lee for declining to describe the size of memory cell size of the chip, suggesting that Samsung was not providing enough information for an ISSCC paper.
Earlier Wednesday, Toshiba's Noboru Shibata described his company's 19-nm multi-level 64-Gbit NAND device. Shibata said the chip's die size is 112.8 square millimeters, the smallest ever reported for a NAND flash device.
According to Shibata's presentation, the Toshiba chip, which was developed under its long-standing collaboration with SanDisk, achieves an industry first with 15-megabyte-per-second programming throughput. The device employs a one-sided, all-bitline architecture and single-array configuration, he reported. The chip also employes a high-speed toggle-mode interface, he reported.
Asked to comment on the write cycle endurance of the device—an increasing concern as chip makers shrink the feature sizes of NAND—Shibata said it was equivalent to Toshiba's 24-nm NAND. Shibata's presentation described the implementation of a new memory cell programming algorithm meant to mitigate program disturbances.
Also Wednesday, Yan Li, director of memory design at SanDisk, presented a paper on SanDisk's 19-nm, 128-Gbit monolithic device that stores 3-bits per memory cell, the highest density IC ever produced.
Europe's 300mm IC manufacturing falls below 1% of world output
December 23, 2014
Europe's presence in leading-edge chip manufacturing is practically insignificant at 2 percent by ownership of 300mm-diameter ...
Samsung catching Intel fast in top 20 chip vendor ranking
Sustainable lighting drives building automation systems growth
Berkeley Lab pinpoints better electrolyte for lithium-ion batteries
Evaluating Zero-Drift Amplifier Performance
Ten deals that shaped analog, MEMS and sensors in 2014
December 22, 2014
The company merger and acquisition trend that characterized 2013 was still present in 2014 but was, perhaps, slightly less ...
Intel draws makers' attention with a Quiz
Silicon more-than-Moore to drive MEMS, RF, LEDs
Goepel expands collaboration network in Asia
- New life for Embedded systems in the Internet of Things
- Virtualization and the Internet of Things
- RF/Microwave Instrumentation “S” Series Amplifiers
- Application Guide to RF Coaxial Connectors and Cables
InterviewCEO interview: Bosch's IoT startup is all about the system
Thorsten Mueller, CEO of Bosch Connected Devices and Solutions GmbH (Reutlingen, Germany), has been guiding the latest startup subsidiary of Robert Bosch GmbH since 2013 when he started the initiative ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten BeMicro Max 10 FPGA evaluation boards together with an integrated USB-Blaster, each package being worth 90 Euros, for EETimes Europe's readers to win.
Designed to get you started with using an FPGA, the BeMicro Max 10 adopts Altera's non-volatile MAX 10 FPGA built on 55-nm flash process.
The MAX 10 FPGAs are claimed to revolutionize...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.