Multi-core processor for LTE eNodeB / base stations
February 15, 2011 // Julien Happich
The XLP316L multi-core, multi-threaded processor designed by NetLogic Microsystems is optimized to deliver the highest performance for next-generation LTE base stations. The multi-core processor integrates sixteen NXCPUs, and features a breakthrough quad-issue, quad-threaded and superscalar out-of-order processor architecture capable of operating at up to 2.0GHz.
The XLP316L processor will be manufactured in the advanced 40nm process, and is targeted to offer unparalleled performance of 20Gbps and 30 million packets-per-second (Mpps) for converged data plane and control plane processing in LTE and LTE-Advanced base stations.
In addition, the sixteen NXCPUs are fully cache and memory coherent for software applications to seamlessly run in Symmetric Multi Processing (SMP) or Asymmetric Multi Processing (AMP) modes. The unique combination of superior processor cores and scalability to sixteen NXCPUs makes the XLP316L the industry's highest performance multi-core communications processor, claims the manufacturer.
The XLP316L processor features NetLogic Microsystems' high-speed, low-latency Enhanced Fast Messaging Network to enable efficient, high-bandwidth communication among the sixteen NXCPUs and to support billions of in-flight messages and packet descriptors between all on-chip elements.
The XLP316L multi-core processor offers a tri-level cache architecture with over 6 Mbytes of fully coherent on-chip cache which delivers 40 Tbps of extremely high-speed on-chip memory bandwidth. The XLP316L processor also incorporates one channel of 72-bit DDR3 interconnect that yields over 100 Gbps of off-chip memory bandwidth.
To complement the sixteen NXCPUs, the XLP316L processor offers fully-autonomous processing engines that provide independent and complete offload of certain network functions from the NXCPUs, including 10Gbps of encryption/decryption/authentication including support for Kasumi and SNOW3G protocols that are required for mobile infrastructure, ingress/egress packet parsing and management, packet ordering, TCP segmentation offload and IEEE 1588 hardware time stamping.
The chip integrates advanced wireless security technologies to support SNOW3G and KASUMI protocols, multiple lanes of Serial Rapid I/O (SRIO) interfaces, and IEEE 1588v2 hardware time stamping for Ethernet backhaul timing synchronization, thereby further enhancing the performance, flexibility and functionality of the multi-core processor for LTE applications.
NetLogic Microsystems at www.netlogicmicro.com
Wearable cameras is next boom market for image sensors
April 17, 2015
Annual shipments of wearable cameras will surpass 30 million units by 2020 according to market research firm Tractica.
Paper memory ready to roll
Acuity Brands targets precise indoor positioning sector
Automotive chip reliability: a matter of design methods
Could Electrolyte Genome accelerate search for battery winners?
2.1A LDO+ regulator with cable drop compensation
April 16, 2015
This video explores the LT3086, a new member of our LDO+ family. It provides many functions in addition to regulation. It ...
Newswatch: ARM seeks energy harvesting edge in IoT push
GPTG agrees global distribution deal with Digi-Key
ST's Crolles strike rumbles on
- Smart Capacitive Design Tips
- Wireless MCUs and IoT
- Battery Management System Tutorial
- Deciding if Automated Test is right for your Company
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, DecaWave is offering EETimes Europe's readers the chance to win two TREK1000 kits to evaluate its Ultra-Wideband (UWB) indoor location and communication DW1000 chip in different real-time location system topologies.
Worth €947, the kit allow designers to prove a concept within hours and have a prototype ready in days. Based on the two-way ranging scheme, the kit lets you test...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.