Multi-core processor for LTE eNodeB / base stations
February 15, 2011 // Julien Happich
The XLP316L multi-core, multi-threaded processor designed by NetLogic Microsystems is optimized to deliver the highest performance for next-generation LTE base stations. The multi-core processor integrates sixteen NXCPUs, and features a breakthrough quad-issue, quad-threaded and superscalar out-of-order processor architecture capable of operating at up to 2.0GHz.
The XLP316L processor will be manufactured in the advanced 40nm process, and is targeted to offer unparalleled performance of 20Gbps and 30 million packets-per-second (Mpps) for converged data plane and control plane processing in LTE and LTE-Advanced base stations.
In addition, the sixteen NXCPUs are fully cache and memory coherent for software applications to seamlessly run in Symmetric Multi Processing (SMP) or Asymmetric Multi Processing (AMP) modes. The unique combination of superior processor cores and scalability to sixteen NXCPUs makes the XLP316L the industry's highest performance multi-core communications processor, claims the manufacturer.
The XLP316L processor features NetLogic Microsystems' high-speed, low-latency Enhanced Fast Messaging Network to enable efficient, high-bandwidth communication among the sixteen NXCPUs and to support billions of in-flight messages and packet descriptors between all on-chip elements.
The XLP316L multi-core processor offers a tri-level cache architecture with over 6 Mbytes of fully coherent on-chip cache which delivers 40 Tbps of extremely high-speed on-chip memory bandwidth. The XLP316L processor also incorporates one channel of 72-bit DDR3 interconnect that yields over 100 Gbps of off-chip memory bandwidth.
To complement the sixteen NXCPUs, the XLP316L processor offers fully-autonomous processing engines that provide independent and complete offload of certain network functions from the NXCPUs, including 10Gbps of encryption/decryption/authentication including support for Kasumi and SNOW3G protocols that are required for mobile infrastructure, ingress/egress packet parsing and management, packet ordering, TCP segmentation offload and IEEE 1588 hardware time stamping.
The chip integrates advanced wireless security technologies to support SNOW3G and KASUMI protocols, multiple lanes of Serial Rapid I/O (SRIO) interfaces, and IEEE 1588v2 hardware time stamping for Ethernet backhaul timing synchronization, thereby further enhancing the performance, flexibility and functionality of the multi-core processor for LTE applications.
NetLogic Microsystems at www.netlogicmicro.com
SK Hynix, Sharp move up chip vendor ranking
May 25, 2015
SK Hynix, MediaTek and Sharp are three companies that showed strong sales growth year-on-year in the first quarter of 2015 ...
IDT partners EPC to integrate GaN and silicon technologies
Reduce EMI with 42-V, 5-A synchronous step-down silent switcher
Egg-shaped micro home runs on wind, solar power
Extensible CPU cores exploit IoT's vast potential
Audi connects to Baidu, Huawei at CES Asia
May 22, 2015
During the first Consumer Electronics Show in Asia which will take place from May 25 to 27 in Shanghai, carmaker Audi will ...
LED roadway solutions focus on rural, remote communities
New class of magnets attract energy harvesting attention
Expanding magnets promise new sensor, energy harvesting applications
- Integrating GPS into consumer products
- Controlling LED Lighting Using Triacs and Quadracs
- Automotive Designs Demand Low EMI Synchronous Buck Converters
- Smart Capacitive Design Tips
InterviewCEO interview: What's next after Tower's turn-around?
May 2015 marks the tenth anniversary of Russell Ellwanger taking over as CEO of speciality foundry Tower Semiconductor Ltd. (Migdael Haemek, Israel), which now trades as TowerJazz. And so EE Times Europe ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
In this month's reader offer, Analog Devices is giving away five Blackfin Low-Power Imaging Platform (BLIP) Development Systems (ADZS-BF707-BLIP2), worth 199 dollars each, for EETimes Europe's readers to win.
Targeting demanding ultra-low-power, real-time applications for image sensing and advanced audio, the development platform leverages the company’s ADSP-BF707BBCZ-4 Blackfin processor as...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.