Multi-core processor for LTE eNodeB / base stations
February 15, 2011 // Julien Happich
The XLP316L multi-core, multi-threaded processor designed by NetLogic Microsystems is optimized to deliver the highest performance for next-generation LTE base stations. The multi-core processor integrates sixteen NXCPUs, and features a breakthrough quad-issue, quad-threaded and superscalar out-of-order processor architecture capable of operating at up to 2.0GHz.
The XLP316L processor will be manufactured in the advanced 40nm process, and is targeted to offer unparalleled performance of 20Gbps and 30 million packets-per-second (Mpps) for converged data plane and control plane processing in LTE and LTE-Advanced base stations.
In addition, the sixteen NXCPUs are fully cache and memory coherent for software applications to seamlessly run in Symmetric Multi Processing (SMP) or Asymmetric Multi Processing (AMP) modes. The unique combination of superior processor cores and scalability to sixteen NXCPUs makes the XLP316L the industry's highest performance multi-core communications processor, claims the manufacturer.
The XLP316L processor features NetLogic Microsystems' high-speed, low-latency Enhanced Fast Messaging Network to enable efficient, high-bandwidth communication among the sixteen NXCPUs and to support billions of in-flight messages and packet descriptors between all on-chip elements.
The XLP316L multi-core processor offers a tri-level cache architecture with over 6 Mbytes of fully coherent on-chip cache which delivers 40 Tbps of extremely high-speed on-chip memory bandwidth. The XLP316L processor also incorporates one channel of 72-bit DDR3 interconnect that yields over 100 Gbps of off-chip memory bandwidth.
To complement the sixteen NXCPUs, the XLP316L processor offers fully-autonomous processing engines that provide independent and complete offload of certain network functions from the NXCPUs, including 10Gbps of encryption/decryption/authentication including support for Kasumi and SNOW3G protocols that are required for mobile infrastructure, ingress/egress packet parsing and management, packet ordering, TCP segmentation offload and IEEE 1588 hardware time stamping.
The chip integrates advanced wireless security technologies to support SNOW3G and KASUMI protocols, multiple lanes of Serial Rapid I/O (SRIO) interfaces, and IEEE 1588v2 hardware time stamping for Ethernet backhaul timing synchronization, thereby further enhancing the performance, flexibility and functionality of the multi-core processor for LTE applications.
NetLogic Microsystems at www.netlogicmicro.com
Ten deals that shaped analog, MEMS and sensors in 2014
December 22, 2014
The company merger and acquisition trend that characterized 2013 was still present in 2014 but was, perhaps, slightly less ...
Silicon more-than-Moore to drive MEMS, RF, LEDs
Goepel expands collaboration network in Asia
Alstom partners NTU Singapore to develop microgrid solution
Graphene oxide discovery helps boost rechargeable batteries
Endoscopic measurement method allows quieter, more reliable jet engines
December 21, 2014
A team of scientists from German aerospace research centre DLR has developed an optical measurement method that enables direct ...
Pathway to converting sunlight to electricity is indentified
How industrial IoT will drive the MEMS market indirectly
Successful with phones & drones, Parrot ponders farming
- New life for Embedded systems in the Internet of Things
- Virtualization and the Internet of Things
- RF/Microwave Instrumentation “S” Series Amplifiers
- Application Guide to RF Coaxial Connectors and Cables
InterviewCEO interview: Bosch's IoT startup is all about the system
Thorsten Mueller, CEO of Bosch Connected Devices and Solutions GmbH (Reutlingen, Germany), has been guiding the latest startup subsidiary of Robert Bosch GmbH since 2013 when he started the initiative ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten BeMicro Max 10 FPGA evaluation boards together with an integrated USB-Blaster, each package being worth 90 Euros, for EETimes Europe's readers to win.
Designed to get you started with using an FPGA, the BeMicro Max 10 adopts Altera's non-volatile MAX 10 FPGA built on 55-nm flash process.
The MAX 10 FPGAs are claimed to revolutionize...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.