Partitioning tool eases multi-FPGA-based prototyping
July 17, 2014 // Julien Happich
Cadence Design Systems has added the Protium rapid prototyping platform to its System Development Suite, claiming a 4X increase in capacity versus the previous generation but more importantly, reducing prototype bring-up time by up to 70 percent versus competitive solutions.
“Typically with competing solutions, designers use the implementation tools that are offered by the FPGA vendors, but these tools are only good for designs that fit into one FPGA. So designers have to rewrite their RTL to map it across multiple FPGAs, they must also remodel their memory, and it can take them up to three months to bring up the FPGA prototype” told us Frank Schirrmeister, Group Director at Cadence Design Systems and responsible for product management of the Cadence System Development Suite.
“By adding a software platform that takes care of this automatically, we bring down the set up time to a few weeks”, he added.
Built using Xilinx Virtex-7 2000T FPGAs, the Protium platform is Cadence's second-generation FPGA prototyping platform for software development, it supports up to 100 million gates. Featuring Palladium flow compatibility is another key advantage of the tool, since according the company, 95% of emulation users are also using FPGA-based prototyping.
The Protium platform enables software development and throughput regressions supported by a fully automatic flow and the capability to execute user-driven performance optimizations. It also provides automated memory compilation, external bulk memory support, and RTL name preservation throughout the flow, which minimizes the tedious and error-prone manual FPGA bring-up steps.
Using the same bring-up flow for Palladium emulation and Protium rapid prototyping, designers can switch seamlessly between the two execution engines, for example to benefit from the deeper debug features of the emulation platform.
Low-power analysis and verification is a key part of system and system-on-chip (SoC) signoff criteria. Addressing this, Cadence has expanded the Dynamic Power Analysis in the Palladium XP II platform beyond Common Power Format (CPF) support, adding verification and debug support for the IEEE 1801 standard.
The Cadence System Development Suite now offers an integrated and consistent low-power flow for engineers using either of the power standards across the Incisive formal and simulation and Palladium platforms, with common power plan and metrics, and integrated debug analysis.
Visit Cadence at www.cadence.com
Related news:All news
Are you worth insuring? Wearables to decide
January 30, 2015
At Cicor's first Innovation Insights Symposium held in Zurich end of January, the focus was very much on smart wearables ...
Security flaw in BMW's ConnectedDrive detected
Quantum entanglement now on-a-chip
Single crystal perovskites promise cheaper solar cells and LEDs
Wafer-scale perovskite solar cells on the horizon
Spread Spectrum Frequency Modulation Reduces Automotive LED Driver EMI
January 30, 2015
The large number of electronics in an automobile must have reasonably low electromagnetic interference (EMI) in order to ...
Privately-owned car not on the red list, study says
Private equity buys Canadian MEMS foundry
Tronics launches IPO
- Accelerate SDN and NFV with Off-the-Shelf Software
- Sensing Elements for Current Measurements
- Investigating Die attach Failure in IGBTs using Power Cycling Tests
- Power Semiconductor Failure Diagnosis using Thermal Characterization and Power Cycling
InterviewCEO interview: Bosch's IoT startup is all about the system
Thorsten Mueller, CEO of Bosch Connected Devices and Solutions GmbH (Reutlingen, Germany), has been guiding the latest startup subsidiary of Robert Bosch GmbH since 2013 when he started the initiative ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
To ensure you have a good start in 2015, Freescale is giving away five of its QorIQ TWR-LS1021A Tower system modules, worth USD269 each, for EETimes Europe's readers to win.
The module is the most feature-rich and high-performance Tower system offered by Freescale, enabling compatibility and interoperability with the growing list of Tower expansion modules, offering an easily accessible...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.