Partitioning tool eases multi-FPGA-based prototyping
July 17, 2014 // Julien Happich
Cadence Design Systems has added the Protium rapid prototyping platform to its System Development Suite, claiming a 4X increase in capacity versus the previous generation but more importantly, reducing prototype bring-up time by up to 70 percent versus competitive solutions.
“Typically with competing solutions, designers use the implementation tools that are offered by the FPGA vendors, but these tools are only good for designs that fit into one FPGA. So designers have to rewrite their RTL to map it across multiple FPGAs, they must also remodel their memory, and it can take them up to three months to bring up the FPGA prototype” told us Frank Schirrmeister, Group Director at Cadence Design Systems and responsible for product management of the Cadence System Development Suite.
“By adding a software platform that takes care of this automatically, we bring down the set up time to a few weeks”, he added.
Built using Xilinx Virtex-7 2000T FPGAs, the Protium platform is Cadence's second-generation FPGA prototyping platform for software development, it supports up to 100 million gates. Featuring Palladium flow compatibility is another key advantage of the tool, since according the company, 95% of emulation users are also using FPGA-based prototyping.
The Protium platform enables software development and throughput regressions supported by a fully automatic flow and the capability to execute user-driven performance optimizations. It also provides automated memory compilation, external bulk memory support, and RTL name preservation throughout the flow, which minimizes the tedious and error-prone manual FPGA bring-up steps.
Using the same bring-up flow for Palladium emulation and Protium rapid prototyping, designers can switch seamlessly between the two execution engines, for example to benefit from the deeper debug features of the emulation platform.
Low-power analysis and verification is a key part of system and system-on-chip (SoC) signoff criteria. Addressing this, Cadence has expanded the Dynamic Power Analysis in the Palladium XP II platform beyond Common Power Format (CPF) support, adding verification and debug support for the IEEE 1801 standard.
The Cadence System Development Suite now offers an integrated and consistent low-power flow for engineers using either of the power standards across the Incisive formal and simulation and Palladium platforms, with common power plan and metrics, and integrated debug analysis.
Visit Cadence at www.cadence.com
Related news:All news
Endoscopic measurement method allows quieter, more reliable jet engines
December 21, 2014
A team of scientists from German aerospace research centre DLR has developed an optical measurement method that enables direct ...
Pathway to converting sunlight to electricity is indentified
How industrial IoT will drive the MEMS market indirectly
Successful with phones & drones, Parrot ponders farming
Qimonda's late legacy: 28nm FeRAM
Volvo airs cloud-based cyclist protection system
December 19, 2014
The facts are disturbing: 50 percent of all cyclists killed in Europe's traffic have collided with a car. In Germany, the ...
Sony transforms eyewear into smart augmented reality devices
Harman grabs hidden infotainment gem S1nn
Alps Electric puts cash into Qualtre
- New life for Embedded systems in the Internet of Things
- Virtualization and the Internet of Things
- RF/Microwave Instrumentation “S” Series Amplifiers
- Application Guide to RF Coaxial Connectors and Cables
InterviewCEO interview: Bosch's IoT startup is all about the system
Thorsten Mueller, CEO of Bosch Connected Devices and Solutions GmbH (Reutlingen, Germany), has been guiding the latest startup subsidiary of Robert Bosch GmbH since 2013 when he started the initiative ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten BeMicro Max 10 FPGA evaluation boards together with an integrated USB-Blaster, each package being worth 90 Euros, for EETimes Europe's readers to win.
Designed to get you started with using an FPGA, the BeMicro Max 10 adopts Altera's non-volatile MAX 10 FPGA built on 55-nm flash process.
The MAX 10 FPGAs are claimed to revolutionize...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.