Physically aware synthesis in RTL compiler delivers 15 percent improvement in power savings
November 21, 2013 // Paul Buckley
Cadence Design Systems, Inc. has introduced a new suite of physically aware RTL synthesis capabilities that deliver up to 15 percent improvement in power, performance and area.
The Encounter RTL Compiler version 13.1 offers the performance improvements compared with the most complex advanced node chip designs that face timing or congestion challenges.
The new capabilities are part of a production-ready physical synthesis engine that enables engineers to use physical aware techniques at the earliest phases of synthesis for better silicon results.
"While collaborating with Cadence on the development of several production designs, Fujitsu deployed RTL Compiler's next-generation physically aware RTL synthesis technologies on a 1 GHz, eight-CPU core design," said Satoru Yamaguchi, president and chief executive officer of Fujitsu Semiconductor America. "We were able to improve timing and area by more than 10 percent, allowing us to shrink the chips for our customer while demonstrating the benefit of this new synthesis solution."
As geometries shrink beyond 28 nm, changes in interconnect characteristics make it much more difficult to achieve optimal timing and closure. The new RTL Compiler capabilities let design teams address these challenges earlier in the design process so they can achieve faster timing closure, while improving performance, power and area.
The new RTL synthesis capabilities include physically aware structuring, mapping, multi-bit cell inferencing and design for test that offer significant benefits for Cadence customers. Physically aware structuring and mapping can improve performance by more than 10 percent and area by more than 15 percent on complex SoCs by considering pin and register placement when deciding which micro-architectures to synthesize to, and how to balance them. Physically aware multi-bit cell inferencing can lower power by more than 10 percent by merging single registers into multi-bit registers that share a clock.
"Cadence has re-architected RTL Compiler to weave physical awareness into stages of RTL synthesis that were traditionally logic only, allowing engineers to leverage floorplan and placement data as early as possible in the flow to ensure correlation with the Encounter Digital Implementation System," said Anirudh Devgan, senior vice president of the Digital and Signoff Group at Cadence. "Our investment continues in this area, with our customers citing benefits for timing, power, and area in a wide range of target applications and better out-of-box results reducing iterations."
More information about the RTL Compiler at www.cadence.com/news/RTL
Rohm's European Design Center in growth phase
November 21, 2014
At Electronica EE Times Europe caught up with Michael Davis European R&D director at the European Design Center (EDC) of ...
Combo inertial sensor market on 19% CAGR, says Yole.
US, China pushing industrial chip market growth, says IHS
LA Auto Show: Hydrogen fuel cell drive is back
Opening up the IoT data flood gates
Polarizing filter reduces energy drain from smartphone displays
November 21, 2014
A polarizing filter has been developed by University of Utah engineers which allows in more light, leading the way for mobile ...
From warm to cool white: colour-temperature tunable LEDs
System provides high-volume solution for flexible OLED displays
Isabellenhütte diversifies channels, clientele
- Halogen-free options and increased performance for terminal blocks
- Wireless Power User Guide
- Secure is the New Smart
- 5 Best Practices for Designing Flexible Test Stations
InterviewFreescale CEO: 'IoT isn't just buzz'
Coming after the solid third quarter results that produced higher operating margins and improving cash flow, Freescale Semiconductor's CEO Gregg Lowe had every reason to be chipper and lively when EE Times ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Cherry is giving away five of its Energy Harvesting Evaluation kits, worth over 266 Euros each, for EETimes Europe's readers to win. Cherry's energy harvesting technology benefit mostly applications where a complex wire assembly and/or batteries would be inappropriate.
The required RF-energy is created by the mechanical actuation of the switch and the data is transmitted...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.
Most popular news
- Could magnesium battery innovation end lithium's dominance?
- From warm to cool white: colour-temperature tunable LEDs
- Li-Fi communication module wirelessly transfers data at 1-Gbps
- Supercapacitor innovation promises panel-powered cars in five years
- Rebranding the revolution: the future of IoT is embedded