Physically aware synthesis in RTL compiler delivers 15 percent improvement in power savings
November 21, 2013 // Paul Buckley
Cadence Design Systems, Inc. has introduced a new suite of physically aware RTL synthesis capabilities that deliver up to 15 percent improvement in power, performance and area.
The Encounter RTL Compiler version 13.1 offers the performance improvements compared with the most complex advanced node chip designs that face timing or congestion challenges.
The new capabilities are part of a production-ready physical synthesis engine that enables engineers to use physical aware techniques at the earliest phases of synthesis for better silicon results.
"While collaborating with Cadence on the development of several production designs, Fujitsu deployed RTL Compiler's next-generation physically aware RTL synthesis technologies on a 1 GHz, eight-CPU core design," said Satoru Yamaguchi, president and chief executive officer of Fujitsu Semiconductor America. "We were able to improve timing and area by more than 10 percent, allowing us to shrink the chips for our customer while demonstrating the benefit of this new synthesis solution."
As geometries shrink beyond 28 nm, changes in interconnect characteristics make it much more difficult to achieve optimal timing and closure. The new RTL Compiler capabilities let design teams address these challenges earlier in the design process so they can achieve faster timing closure, while improving performance, power and area.
The new RTL synthesis capabilities include physically aware structuring, mapping, multi-bit cell inferencing and design for test that offer significant benefits for Cadence customers. Physically aware structuring and mapping can improve performance by more than 10 percent and area by more than 15 percent on complex SoCs by considering pin and register placement when deciding which micro-architectures to synthesize to, and how to balance them. Physically aware multi-bit cell inferencing can lower power by more than 10 percent by merging single registers into multi-bit registers that share a clock.
"Cadence has re-architected RTL Compiler to weave physical awareness into stages of RTL synthesis that were traditionally logic only, allowing engineers to leverage floorplan and placement data as early as possible in the flow to ensure correlation with the Encounter Digital Implementation System," said Anirudh Devgan, senior vice president of the Digital and Signoff Group at Cadence. "Our investment continues in this area, with our customers citing benefits for timing, power, and area in a wide range of target applications and better out-of-box results reducing iterations."
More information about the RTL Compiler at www.cadence.com/news/RTL
RS Components and Allied Electronics connect with Rosenberger for global distribution
October 24, 2014
RS Components (RS) and Allied Electronics, the trading brands of Electrocomponents plc, have signed a global distribution ...
Pixel chip sparks energy-efficient intelligent LED headlamps
Noise cancellation: The sounds of silence in the car
HPLEDs double light output, cut costs by 40 percent
Startup creates virtual cores
Photochemical compounds for tunable OLED devices
October 24, 2014
Spanish researchers have developed new organic compounds characterized by a higher modularity, stability and efficiency, ...
Consumer chips in the car? Experts demand adequate design processes
Murata cheerleaders demonstrate sensors, swarm intelligence
Radon and VOCs detection goes personal
- 5 Best Practices for Designing Flexible Test Stations
- Intelligent PLCs Expand the Internet of Things
- Solutions for Millimeter Wave Wireless Backhaul
- Enter Linduino
InterviewCEO interview: AMS' Laney on driving a sensor-driven business
Kirk Laney, CEO of Austrian mixed-signal chip and sensor company AMS, wants to leverage the opportunity that technology affords to create new markets for sensors and sensor interfaces.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Oscium is giving away three of its iMSO-204L dual analogue iOS oscilloscopes, worth USD400 each. Designed with native Lightning compatibility, the iMSO-204L transforms the iPad, iPhone, and iPod touch into an ultra-portable, two-channel oscilloscope.
Since Apple changed its connector, Oscium has been working to bring native compatibility to its customers. The third generation...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.