Physically aware synthesis in RTL compiler delivers 15 percent improvement in power savings
November 21, 2013 // Paul Buckley
Cadence Design Systems, Inc. has introduced a new suite of physically aware RTL synthesis capabilities that deliver up to 15 percent improvement in power, performance and area.
The Encounter RTL Compiler version 13.1 offers the performance improvements compared with the most complex advanced node chip designs that face timing or congestion challenges.
The new capabilities are part of a production-ready physical synthesis engine that enables engineers to use physical aware techniques at the earliest phases of synthesis for better silicon results.
"While collaborating with Cadence on the development of several production designs, Fujitsu deployed RTL Compiler's next-generation physically aware RTL synthesis technologies on a 1 GHz, eight-CPU core design," said Satoru Yamaguchi, president and chief executive officer of Fujitsu Semiconductor America. "We were able to improve timing and area by more than 10 percent, allowing us to shrink the chips for our customer while demonstrating the benefit of this new synthesis solution."
As geometries shrink beyond 28 nm, changes in interconnect characteristics make it much more difficult to achieve optimal timing and closure. The new RTL Compiler capabilities let design teams address these challenges earlier in the design process so they can achieve faster timing closure, while improving performance, power and area.
The new RTL synthesis capabilities include physically aware structuring, mapping, multi-bit cell inferencing and design for test that offer significant benefits for Cadence customers. Physically aware structuring and mapping can improve performance by more than 10 percent and area by more than 15 percent on complex SoCs by considering pin and register placement when deciding which micro-architectures to synthesize to, and how to balance them. Physically aware multi-bit cell inferencing can lower power by more than 10 percent by merging single registers into multi-bit registers that share a clock.
"Cadence has re-architected RTL Compiler to weave physical awareness into stages of RTL synthesis that were traditionally logic only, allowing engineers to leverage floorplan and placement data as early as possible in the flow to ensure correlation with the Encounter Digital Implementation System," said Anirudh Devgan, senior vice president of the Digital and Signoff Group at Cadence. "Our investment continues in this area, with our customers citing benefits for timing, power, and area in a wide range of target applications and better out-of-box results reducing iterations."
More information about the RTL Compiler at www.cadence.com/news/RTL
Webinar: Insight into the WiFi-offload technology and lab testing
September 16, 2014
On Wednesday, 24th September 2014 at 15h00 CET, Microwave Engineering Europe and Anritsu will present a webinar titled: 'An ...
Belgium spin-off takes photonic IC design to the mainstream
Tablets to provide growth over flat PC market
Android One debuts in India, ignites next 5 billion battle
ZF swallows TRW Automotive
Is rapid charging batteries really so damaging?
September 15, 2014
Researchers from Stanford University and the Stanford Institute for Materials & Energy Sciences at the SLAC National ...
Canadian startup mutualizes iBeacon deployment costs
U.S. foundry agrees to help expand China's MEMS ecosystem
Moore's law has no end in sight
- Flexible and Low Power Driving of Solenoid Coils
- How to Protect & Monetize Android Apps
- Power Modules: The New Super Power
- Flexible Performance for Network Security Appliances
InterviewCEO interview: AMS' Laney on driving a sensor-driven business
Kirk Laney, CEO of Austrian mixed-signal chip and sensor company AMS, wants to leverage the opportunity that technology affords to create new markets for sensors and sensor interfaces.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Trinamic Motion Control is offering you to win one of four TMCM-1043 development kits for its highly integrated, NEMA 17-compatible TMCM-1043 stepDancer stepper motor module.
Offering designers an easy-to-use PC-based GUI that allows one-click modification of motor drive current, micro-stepping and other key parameters, the intuitive kits are custom designed and developed for...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.