Physically aware synthesis in RTL compiler delivers 15 percent improvement in power savings
November 21, 2013 // Paul Buckley
Cadence Design Systems, Inc. has introduced a new suite of physically aware RTL synthesis capabilities that deliver up to 15 percent improvement in power, performance and area.
The Encounter RTL Compiler version 13.1 offers the performance improvements compared with the most complex advanced node chip designs that face timing or congestion challenges.
The new capabilities are part of a production-ready physical synthesis engine that enables engineers to use physical aware techniques at the earliest phases of synthesis for better silicon results.
"While collaborating with Cadence on the development of several production designs, Fujitsu deployed RTL Compiler's next-generation physically aware RTL synthesis technologies on a 1 GHz, eight-CPU core design," said Satoru Yamaguchi, president and chief executive officer of Fujitsu Semiconductor America. "We were able to improve timing and area by more than 10 percent, allowing us to shrink the chips for our customer while demonstrating the benefit of this new synthesis solution."
As geometries shrink beyond 28 nm, changes in interconnect characteristics make it much more difficult to achieve optimal timing and closure. The new RTL Compiler capabilities let design teams address these challenges earlier in the design process so they can achieve faster timing closure, while improving performance, power and area.
The new RTL synthesis capabilities include physically aware structuring, mapping, multi-bit cell inferencing and design for test that offer significant benefits for Cadence customers. Physically aware structuring and mapping can improve performance by more than 10 percent and area by more than 15 percent on complex SoCs by considering pin and register placement when deciding which micro-architectures to synthesize to, and how to balance them. Physically aware multi-bit cell inferencing can lower power by more than 10 percent by merging single registers into multi-bit registers that share a clock.
"Cadence has re-architected RTL Compiler to weave physical awareness into stages of RTL synthesis that were traditionally logic only, allowing engineers to leverage floorplan and placement data as early as possible in the flow to ensure correlation with the Encounter Digital Implementation System," said Anirudh Devgan, senior vice president of the Digital and Signoff Group at Cadence. "Our investment continues in this area, with our customers citing benefits for timing, power, and area in a wide range of target applications and better out-of-box results reducing iterations."
More information about the RTL Compiler at www.cadence.com/news/RTL
SMIC to report Tunnel-FET extension to CMOS
October 08, 2015
Chinese foundry Semiconductor Manufacturing International Corp. has manufactured complementary Tunnel FETs (C-TFETs) that ...
Moroccan camera packager to exit market, auction equipment
Dresden's chilling evening stroll
Next-gen ADAS focuses on urban driving
Chip market decline accelerated in August, says ESIA
Standardisation of vehicle data makes progress
October 07, 2015
Representatives from electronic map provider HERE and companies active along the automotive value chain have met in Auburn ...
NFC concrete slabs for a smart city
Update: IMEC, Cadence tape out first 5nm test chip
Sony to spin off image sensor business
- Determine Balancing Current for the LTC3305 Lead-Acid Battery Balancer
- 3 Ways to Simplify Medical Device Testing
- Thread Networking Protocol Simplifies Connecting “Things” in the Home and Beyond
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
InterviewMEMS platforms are way to go, says Bosch's Finkbeiner
In the two years since we last interviewed Stefan Finkbeiner, CEO of Bosch Sensortec, the company has taken over from STMicroelectronics as the leading global supplier of MEMS components. Here he explains ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, LabNation is giving away three of its SmartScope open source USB oscilloscopes, worth 229 Euros each, for EETimes Europe's readers to win.
Successfully funded through Kickstarter last year, the SmartScope is claimed to be the world's first test equipment designed to run on multiple operating systems and platforms such as smartphones, tablets and PCs. It is powered directly from... MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.