Physically aware synthesis in RTL compiler delivers 15 percent improvement in power savings
November 21, 2013 // Paul Buckley
Cadence Design Systems, Inc. has introduced a new suite of physically aware RTL synthesis capabilities that deliver up to 15 percent improvement in power, performance and area.
The Encounter RTL Compiler version 13.1 offers the performance improvements compared with the most complex advanced node chip designs that face timing or congestion challenges.
The new capabilities are part of a production-ready physical synthesis engine that enables engineers to use physical aware techniques at the earliest phases of synthesis for better silicon results.
"While collaborating with Cadence on the development of several production designs, Fujitsu deployed RTL Compiler's next-generation physically aware RTL synthesis technologies on a 1 GHz, eight-CPU core design," said Satoru Yamaguchi, president and chief executive officer of Fujitsu Semiconductor America. "We were able to improve timing and area by more than 10 percent, allowing us to shrink the chips for our customer while demonstrating the benefit of this new synthesis solution."
As geometries shrink beyond 28 nm, changes in interconnect characteristics make it much more difficult to achieve optimal timing and closure. The new RTL Compiler capabilities let design teams address these challenges earlier in the design process so they can achieve faster timing closure, while improving performance, power and area.
The new RTL synthesis capabilities include physically aware structuring, mapping, multi-bit cell inferencing and design for test that offer significant benefits for Cadence customers. Physically aware structuring and mapping can improve performance by more than 10 percent and area by more than 15 percent on complex SoCs by considering pin and register placement when deciding which micro-architectures to synthesize to, and how to balance them. Physically aware multi-bit cell inferencing can lower power by more than 10 percent by merging single registers into multi-bit registers that share a clock.
"Cadence has re-architected RTL Compiler to weave physical awareness into stages of RTL synthesis that were traditionally logic only, allowing engineers to leverage floorplan and placement data as early as possible in the flow to ensure correlation with the Encounter Digital Implementation System," said Anirudh Devgan, senior vice president of the Digital and Signoff Group at Cadence. "Our investment continues in this area, with our customers citing benefits for timing, power, and area in a wide range of target applications and better out-of-box results reducing iterations."
More information about the RTL Compiler at www.cadence.com/news/RTL
Automotive electronics complexity at tipping point, study warns
August 04, 2015
Features and functions are added at rapid pace to new cars. Typically, the E/E engineers add a dedicated electronic control ...
Phone batteries leak your browsing whereabouts
NASA preps Venus ICs
'Aqueous solar flow' battery lasts longer
Google 'Street View' cars add sensors to map air quality
CoolCube circuit stacking moves to FinFET process
August 03, 2015
The CEA-Leti research laboratory at Grenoble France, has reported that its CoolCube 3D interconnect technology is suitable ...
Is NextInput next winner in Apple products?
Fraunhofer rolls security platform for cars
The Filter Wizard: When off the shelf won't do, Part 1
- Dual Phase Buck Controller Drives High Density 1.2V/60A Supply with Submilliohm DCR Sensing
- Test environment for the positioning elements of wearable devices
- Automotive Circuit Protection using Littelfuse Automotive TVS Diodes
- Top 5 Challenges for testing Today's Consumer Electronics
InterviewGlobalfoundries' CEO on why FD-SOI and why now
With its latest news Globalfoundries Inc. has not only confirmed itself as a supporter of the fully-depleted silicon-on-insulator (FD-SOI) approach to IC manufacturing but that it also thinks sufficiently ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Novelda is giving away two full XeThru Inspiration kits worth 1499 US Dollars each, for EETimes Europe's readers to experiment first hand with its XeThru technology.Based on the use of radio waves, rather than infrared, ultrasound or light, the company's X2M1000 Inspiration modules can detect presence just from the chest movement while breathing, and measure both the rate and... MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.