Physically aware synthesis in RTL compiler delivers 15 percent improvement in power savings
November 21, 2013 // Paul Buckley
Cadence Design Systems, Inc. has introduced a new suite of physically aware RTL synthesis capabilities that deliver up to 15 percent improvement in power, performance and area.
The Encounter RTL Compiler version 13.1 offers the performance improvements compared with the most complex advanced node chip designs that face timing or congestion challenges.
The new capabilities are part of a production-ready physical synthesis engine that enables engineers to use physical aware techniques at the earliest phases of synthesis for better silicon results.
"While collaborating with Cadence on the development of several production designs, Fujitsu deployed RTL Compiler's next-generation physically aware RTL synthesis technologies on a 1 GHz, eight-CPU core design," said Satoru Yamaguchi, president and chief executive officer of Fujitsu Semiconductor America. "We were able to improve timing and area by more than 10 percent, allowing us to shrink the chips for our customer while demonstrating the benefit of this new synthesis solution."
As geometries shrink beyond 28 nm, changes in interconnect characteristics make it much more difficult to achieve optimal timing and closure. The new RTL Compiler capabilities let design teams address these challenges earlier in the design process so they can achieve faster timing closure, while improving performance, power and area.
The new RTL synthesis capabilities include physically aware structuring, mapping, multi-bit cell inferencing and design for test that offer significant benefits for Cadence customers. Physically aware structuring and mapping can improve performance by more than 10 percent and area by more than 15 percent on complex SoCs by considering pin and register placement when deciding which micro-architectures to synthesize to, and how to balance them. Physically aware multi-bit cell inferencing can lower power by more than 10 percent by merging single registers into multi-bit registers that share a clock.
"Cadence has re-architected RTL Compiler to weave physical awareness into stages of RTL synthesis that were traditionally logic only, allowing engineers to leverage floorplan and placement data as early as possible in the flow to ensure correlation with the Encounter Digital Implementation System," said Anirudh Devgan, senior vice president of the Digital and Signoff Group at Cadence. "Our investment continues in this area, with our customers citing benefits for timing, power, and area in a wide range of target applications and better out-of-box results reducing iterations."
More information about the RTL Compiler at www.cadence.com/news/RTL
DecaWave preps for expansion, next location chip.
September 03, 2015
Even though ultrawideband fabless chip company DecaWave Ltd. (Dublin, Ireland) has only recently raised funding of $4.5 million ...
These five trends drive automotive innovation
How to increase your engineering value in just 20 minutes a day
Google-led group preempts HEVC
IT security is changing: if the SIEM is dead, what's next?
Serdes startup Credo raises $8 million
September 03, 2015
Credo Semiconductor Inc. (Milpitas, Calif.), a developer of serializer-deserializer circuits, technology and IP cores, has ...
The future of print and paper: digital hybrids
Google backer offers $50 million quantum computer investment
Solar-charged transparent Li-ion battery promises 'smart windows'
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
- Software-Defined Radio Handbook
- Why Making the Move from a Variable Transformer to a VariPLUS is the Right Decision
- Automating Leakage and Functional Testing
InterviewCEO interview: Ambiq sees broader options for low voltage
Mike Noonen, recently appointed interim CEO at microcontroller startup Ambiq Micro, discusses the focus and opportunities for this pioneering company designing circuits that can operate below the threshold ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altera is giving away three of its second-generation Nios II Embedded Evaluation Kit (NEEK), worth 9 each, for EETimes Europe's readers to win.
The feature-rich platform provides a fast and simple way for embedded designers to experience the capabilities of a custom embedded processor in a non-volatile FPGA.
MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.