Print  |  Send  |   

Power integrity analysis engine delivers 10X faster performance

November 12, 2013 // Paul Buckley

Power integrity analysis engine delivers 10X faster performance

Cadence Design Systems, Inc. has introduced a power integrity analysis engine that uses massively distributed parallel execution to achieve a scalable performance gain up to 10X compared with competing products.


Page 1 of 4
The Voltus IC Power Integrity Solution, claims to deliver record performance and capacity power analysis to meet the needs of next-generation chip design. Cadence claims that Voltus is the industrys first power integrity tool integrated with static timing analysis.

Voltus draws on new technology as well as integration with Cadence IC, package, PCB and system tools to enable design teams to better manage power issues throughout the product development cycle and achieve faster design closure.

The Voltus solution is aimed at speeding design signoff and closure and follows Cadence's release in May 2013 of the company's Tempus Timing Signoff Solution.

Voltus solution enables designers to shrink the critical power signoff closure and analysis phase to a minimum.

Voltus uses a hierarchical architecture that is capable of supporting large designs, and when coupled with the parallel execution, scales to multiple CPU cores and servers, enabling the analysis of designs of up to a billion instances. SPICE-accurate solver technology provides the most accurate power signoff results.

The Voltus analysis engine enables power calculation across the chip and addresses leakage, switching and internal power issues. The tool is also capable of carrying out power integrity analysis on the power grid by implementing IR-drop and electro migration checks.

Physically-aware power integrity optimization, such as early rail analysis, de-coupling cap and power gating switches, helps improve physical implementation quality and speeds up design closure. The tool is capable of focusing on power gating switch issues to provide designers with early power grid analysis during the floorplanning phase.
1 | 2 | 3 | 4 | Next page

All news

EDA Design Tools

Follow us

Fast, Accurate & Relevant for Design Engineers only!

Technical papers     

Linear video channel

READER OFFER

Read more

This month, Cherry is giving away five of its Energy Harvesting Evaluation kits, worth over 266 Euros each, for EETimes Europe's readers to win. Cherry's energy harvesting technology benefit mostly applications where a complex wire assembly and/or batteries would be inappropriate.

The required RF-energy is created by the mechanical actuation of the switch and the data is transmitted...

MORE INFO AND LAST MONTH' WINNERS...

Design centers     

Automotive
Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.

 

You must be logged in to view this page

Login here :