Programmable cores target LTE Advanced
February 21, 2012 // Nick Flaherty
Two new programmable digital signal processing cores from CEVA and Tensilica are targeting the next generation of cellular systems using the LTE-Advanced standard. This requires over five times the processing power of the current emerging LTE systems but will allow download speeds of up to 300 Mbit/s.
Tensilica says it has already secured lead customers for its new ConnX BBE32UE DSP IP core The core, coupled with Tensilica Baseband Dataplane processors (DPUs) provides a fully software programmable, flexible modem for LTE-Advanced user equipment category 7 PHY (Layer 1) with under 200 mW of power in TSMCs 28 nm HPL process. The core can also support 2G, 3G, LTE and HSPA+ standards.
Data bandwidth is a key criteria for LTE-Advanced User Equipment applications and the ConnX BBE32UE uses dual 256-bit load/store units to reduce power. Additionally, designers can use Tensilicas proprietary Port (general-purpose I/O) and Queue interfaces to directly connect hardware blocks to the processing ALUs. This allows single cycle dedicated access without the need to go over a system bus, hence reducing the required clock frequency and power consumption.
CEVA has also looked to expand the data bandwidth of its devices with a 2048bit wide interface from its core to the L1 data cache to tackle the same issues. Its CEVA-XC4000 is a series of six fully programmable DSP cores with a unified development infrastructure composed of code-compatible cores, a set of optimized software libraries and a single tool chain. It has also developed a new low latency interconnect to link the blocks.
The CEVA-XC4000 redefines the concept of a universal communication architecture, said Gideon Wertheizer, CEO of CEVA. Incorporating new power management techniques, we were able to dramatically reduce the power consumption for high-performance software-based processing, paving the way for modem developers to exploit the flexibility, reusability and time-to-market advantages that a software-defined approach brings.All news
Cadence breaks into top four in semi IP core ranking
April 23, 2014
Cadence Design Systems Inc. moved into the top four of semiconductor IP core suppliers in 2013 spurred by its renewed IP ...
Get your IT infrastructure assessed for free
Custom processor tool wins $2.8m backing
Mixture of graphene/carbon nanotubes produce low-cost ultracapacitors
OLEDs help NASA focus space biology research
Display Stream Compression standard boosts display interfaces to 8K
April 23, 2014
The Video Electronics Standards Association (VESA), working in liaison with the MIPI Alliance, has unveiled the Display Stream ...
Hard wired floating point changes FPGA
Printoo: printed electronics made Arduino-compatible
Magnetic RAM set for 50% CAGR, says report
- USB 5V 2.5A Output, 42V Input Synchronous Buck with Cable Drop Compensation
- Measurement applications across multiple test platforms
- Supplying DC input power to string inverters
- Supplying DC input power for HEV testing
InterviewHeartbleed challenges the Internet of Thing
The Heartbleed security bug is a key example of the fundamental security challenge for the Internet of Things says Green Hills Software as it launches a new security group.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten XMC1200 lighting application kits, worth 100 Euros each, for EETimes Europe's readers to win.
Each kit combines Infineon’s brightness and colour control XMC1200 CPU board to drive flicker free LED dimming and colour changing, together with a colour LED card and a white LED card.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.