Programmable SPI-4.2 core launched as IP
September 21, 2010 // Phil Ling
A full rate SPI-4.2 solution based on the LatticeECP3 FPGA fabric has been announced with immediate availability.† The Lattice-developed soft Intellectual Property (IP) core is fully compliant with the Optical Internetworking Forum's (OIF) System Packet Interface Level 4 (SPI-4) Phase 2 Revision 1 Standard. The SPI-4.2 IP core is available now, list price of $3,000 and can be ordered through Lattice sales.
Said to be a popular parallel interface found in telecom/datacom applications at 10Gbps rates and below, the solution operates at the full 10Gbps line rate, which Lattice claims is made possible by its sysI/O interface structure. It contains pre-engineered elements designed to support the implementation of very fast, source synchronous interfaces such as high speed DDR2 and DDR3 memory interfaces and SPI-4.2.
Lattice's SPI-4.2 solution is supported by its IPexpress FPGA design tool module. Included as a standard feature in the Lattice Diamond design tool suite, the IPexpress module significantly reduces design time by allowing IP parameterization and timing analysis on the designer's desktop. This allows users to customize Lattice's extensive library of IP functions for their unique applications, integrate them with their proprietary FPGA logic designs and evaluate the overall device operation via simulation and timing analysis prior to making any IP purchase commitments. The new SPI-4.2 soft IP core requires about 4000 FPGA look-up tables (LUTs) in 128-bit mode for a full 256-channel static mode core. It therefore can be implemented along with other user logic in all LatticeECP3 family members, from the LatticeECP3-17 device through the largest member of the family, the LatticeECP3-150 device.
The SPI-4.2 core operates at interface speeds of up to 11.2Gbps, while fulfilling all requirements of the SPI-4.2 interface protocol, including support for up to 256 logic channels, calendars, transmit and receive status, programmable burst size and DIP4 error checking.
For more information on the IP core visit www.latticesemi.com/products/intellectualproperty/ipcores/spi4/index.cfmAll news
Cutting down on personal data leaks
August 22, 2014
Now may be the right time to cut down on smartphone data leaks and reclaim a little bit of privacy, according to Yves-Alexandre ...
Great chances and risks for sensor industry in shale gas exploration
Tools out of the 3D printer conquer car production
Trinamic's stepper motor package gets you started
Webinar: Printed circuit board test and in line automation
Apple, Samsung tablet sales decline
August 21, 2014
Global tablet shipments grew 5 percent year on year to reach 52.4 million units in 2Q14, according to market analysis company ...
MCU market on a rebound, says analyst
Is free-space wireless charging viable? Dialog thinks itís worth a try
Schaeffler to boost electromobility by Formula E commitment
- Building Blocks for the Internet of Things
- New Linear Regulators Solve Old Problems
- Testing GPS with a Simulator
- DSM presents: Select the best plastic for DDR4
InterviewCEO interview: Tronics' Langlois makes moves in MEMS
Pascal Langlois has been CEO at Tronics for nine months. He discusses plans for the company and directions for the complex and diverse MEMS technology sector.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altium Ltd is offering EETimes Europe's readers the chance to win one TASKING VX-Toolset for ARM Cortex-M Premium Edition, normally licensed for 2.395 Euros, for ultra-rapid prototyping and code development around ARM Cortex-M based microcontrollers.
The VX-toolset for ARM is the first TASKING compiler suite to receive the Software Platform technology, which is seamlessly...Read more
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.