Programmable SPI-4.2 core launched as IP
September 21, 2010 // Phil Ling
A full rate SPI-4.2 solution based on the LatticeECP3 FPGA fabric has been announced with immediate availability. The Lattice-developed soft Intellectual Property (IP) core is fully compliant with the Optical Internetworking Forum's (OIF) System Packet Interface Level 4 (SPI-4) Phase 2 Revision 1 Standard. The SPI-4.2 IP core is available now, list price of $3,000 and can be ordered through Lattice sales.
Said to be a popular parallel interface found in telecom/datacom applications at 10Gbps rates and below, the solution operates at the full 10Gbps line rate, which Lattice claims is made possible by its sysI/O interface structure. It contains pre-engineered elements designed to support the implementation of very fast, source synchronous interfaces such as high speed DDR2 and DDR3 memory interfaces and SPI-4.2.
Lattice's SPI-4.2 solution is supported by its IPexpress FPGA design tool module. Included as a standard feature in the Lattice Diamond design tool suite, the IPexpress module significantly reduces design time by allowing IP parameterization and timing analysis on the designer's desktop. This allows users to customize Lattice's extensive library of IP functions for their unique applications, integrate them with their proprietary FPGA logic designs and evaluate the overall device operation via simulation and timing analysis prior to making any IP purchase commitments. The new SPI-4.2 soft IP core requires about 4000 FPGA look-up tables (LUTs) in 128-bit mode for a full 256-channel static mode core. It therefore can be implemented along with other user logic in all LatticeECP3 family members, from the LatticeECP3-17 device through the largest member of the family, the LatticeECP3-150 device.
The SPI-4.2 core operates at interface speeds of up to 11.2Gbps, while fulfilling all requirements of the SPI-4.2 interface protocol, including support for up to 256 logic channels, calendars, transmit and receive status, programmable burst size and DIP4 error checking.
For more information on the IP core visit www.latticesemi.com/products/intellectualproperty/ipcores/spi4/index.cfmAll news
Overcoming the challenges of V-NAND technology
October 22, 2014
For the past 40 years, conventional flash memory has been based on two-dimensional planar structures that make use of floating ...
Sensors for wearables market to double in 2015
IoT cybersecurity: is EDA ready to deliver?
InP circuits set 40Gbps wireless data record
Can Big-data solution free EVs from range anxiety?
Intel, IBM dueling 14nm FinFETS
October 22, 2014
Every digital semiconductor manufacturer and foundry in the world is trying to build 3D FinFETS that rival Intel, which is ...
Visteon concept marries data security and connectivity
Webinar covers ASIC design for MEMS
Utilities keen to own cellular networks
- 5 Best Practices for Designing Flexible Test Stations
- Intelligent PLCs Expand the Internet of Things
- Solutions for Millimeter Wave Wireless Backhaul
- Enter Linduino
InterviewCEO interview: AMS' Laney on driving a sensor-driven business
Kirk Laney, CEO of Austrian mixed-signal chip and sensor company AMS, wants to leverage the opportunity that technology affords to create new markets for sensors and sensor interfaces.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Oscium is giving away three of its iMSO-204L dual analogue iOS oscilloscopes, worth USD400 each. Designed with native Lightning compatibility, the iMSO-204L transforms the iPad, iPhone, and iPod touch into an ultra-portable, two-channel oscilloscope.
Since Apple changed its connector, Oscium has been working to bring native compatibility to its customers. The third generation...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.