Print  |  Send  |   

Programmable SPI-4.2 core launched as IP

September 21, 2010 // Phil Ling

Programmable SPI-4.2 core launched as IP

A full rate SPI-4.2 solution based on the LatticeECP3 FPGA fabric has been announced with immediate availability.† The Lattice-developed soft Intellectual Property (IP) core is fully compliant with the Optical Internetworking Forum's (OIF) System Packet Interface Level 4 (SPI-4) Phase 2 Revision 1 Standard. The SPI-4.2 IP core is available now, list price of $3,000 and can be ordered through Lattice sales.


Said to be a popular parallel interface found in telecom/datacom applications at 10Gbps rates and below, the solution operates at the full 10Gbps line rate, which Lattice claims is made possible by its sysI/O interface structure. It contains pre-engineered elements designed to support the implementation of very fast, source synchronous interfaces such as high speed DDR2 and DDR3 memory interfaces and SPI-4.2. 

Lattice's SPI-4.2 solution is supported by its IPexpress FPGA design tool module.  Included as a standard feature in the Lattice Diamond design tool suite, the IPexpress module significantly reduces design time by allowing IP parameterization and timing analysis on the designer's desktop.  This allows users to customize Lattice's extensive library of IP functions for their unique applications, integrate them with their proprietary FPGA logic designs and evaluate the overall device operation via simulation and timing analysis prior to making any IP purchase commitments.     The new SPI-4.2 soft IP core requires about 4000 FPGA look-up tables (LUTs) in 128-bit mode for a full 256-channel static mode core.  It therefore can be implemented along with other user logic in all LatticeECP3 family members, from the LatticeECP3-17 device through the largest member of the family, the LatticeECP3-150 device. 

The SPI-4.2 core operates at interface speeds of up to 11.2Gbps, while fulfilling all requirements of the SPI-4.2 interface protocol, including support for up to 256 logic channels, calendars, transmit and receive status, programmable burst size and DIP4 error checking.    

For more information on the IP core visit www.latticesemi.com/products/intellectualproperty/ipcores/spi4/index.cfm

All news

PLDs/FPGAs/ASICs

Follow us

Fast, Accurate & Relevant for Design Engineers only!

Technical papers     

Filter Wizard     

Check out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.

Linear video channel

READER OFFER

Read more

This month, Arrow Electronics is giving away ten XMC1200 lighting application kits, worth 100 Euros each, for EETimes Europe's readers to win.

Each kit combines Infineon’s brightness and colour control XMC1200 CPU board to drive flicker free LED dimming and colour changing, together with a colour LED card and a white LED card.

Read more

Design centers     

Automotive
Infotainment Making HDTV in the car reliable and secure

December 15, 2011 | Texas instruments | 222901974

Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.

 

You must be logged in to view this page

Login here :