Programmable SPI-4.2 core launched as IP
September 21, 2010 // Phil Ling
A full rate SPI-4.2 solution based on the LatticeECP3 FPGA fabric has been announced with immediate availability. The Lattice-developed soft Intellectual Property (IP) core is fully compliant with the Optical Internetworking Forum's (OIF) System Packet Interface Level 4 (SPI-4) Phase 2 Revision 1 Standard. The SPI-4.2 IP core is available now, list price of $3,000 and can be ordered through Lattice sales.
Said to be a popular parallel interface found in telecom/datacom applications at 10Gbps rates and below, the solution operates at the full 10Gbps line rate, which Lattice claims is made possible by its sysI/O interface structure. It contains pre-engineered elements designed to support the implementation of very fast, source synchronous interfaces such as high speed DDR2 and DDR3 memory interfaces and SPI-4.2.
Lattice's SPI-4.2 solution is supported by its IPexpress FPGA design tool module. Included as a standard feature in the Lattice Diamond design tool suite, the IPexpress module significantly reduces design time by allowing IP parameterization and timing analysis on the designer's desktop. This allows users to customize Lattice's extensive library of IP functions for their unique applications, integrate them with their proprietary FPGA logic designs and evaluate the overall device operation via simulation and timing analysis prior to making any IP purchase commitments. The new SPI-4.2 soft IP core requires about 4000 FPGA look-up tables (LUTs) in 128-bit mode for a full 256-channel static mode core. It therefore can be implemented along with other user logic in all LatticeECP3 family members, from the LatticeECP3-17 device through the largest member of the family, the LatticeECP3-150 device.
The SPI-4.2 core operates at interface speeds of up to 11.2Gbps, while fulfilling all requirements of the SPI-4.2 interface protocol, including support for up to 256 logic channels, calendars, transmit and receive status, programmable burst size and DIP4 error checking.
For more information on the IP core visit www.latticesemi.com/products/intellectualproperty/ipcores/spi4/index.cfmAll news
Extensible CPU cores exploit IoT's vast potential
May 22, 2015
Cisco Systems has predicted that by 2020, there will be 50 billion “things” connected to the Internet up from 15 billion ...
Audi connects to Baidu, Huawei at CES Asia
New class of magnets attract energy harvesting attention
Sony raises image sensor capex...again
OneSpin Solutions takes formal verification to the App store
Why the speculations on Nokia’s map service HERE run hot
May 21, 2015
Nokia’s digital map service HERE is on the block – and a crowd of suitors are outbidding each other. But some remain at the ...
Flexible OLED display peels off the wall
Irish battery R&D facility targets advanced material development
Bosch adjusts course for future mobility requirements
- Integrating GPS into consumer products
- Controlling LED Lighting Using Triacs and Quadracs
- Automotive Designs Demand Low EMI Synchronous Buck Converters
- Smart Capacitive Design Tips
InterviewCEO interview: What's next after Tower's turn-around?
May 2015 marks the tenth anniversary of Russell Ellwanger taking over as CEO of speciality foundry Tower Semiconductor Ltd. (Migdael Haemek, Israel), which now trades as TowerJazz. And so EE Times Europe ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
In this month's reader offer, Analog Devices is giving away five Blackfin Low-Power Imaging Platform (BLIP) Development Systems (ADZS-BF707-BLIP2), worth 199 dollars each, for EETimes Europe's readers to win.
Targeting demanding ultra-low-power, real-time applications for image sensing and advanced audio, the development platform leverages the company’s ADSP-BF707BBCZ-4 Blackfin processor as...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.