RapidIO revs up to 10 Gbits/s
July 19, 2011 // Rick Merritt
The RapidIO Trade Association announced a roadmap to take its interconnect to serial lane speeds of 10 and 25 Gbits/s.
A specification for a Serial RapidIO 10xN standard should be complete by the end of the year. It will support up to 16 10 Gbit/s lanes using the physical layer defined by the IEEE 10GBase-KR standard. The group plans a follow on based on a 25 Gbit/s IEEE standard now in the works.
The 10xN effort marks a third generation for RapidIO. Its Gen2 spec defines links that run at 5 and 6.25 Gbits/s.
The 10xN spec will carry over the existing transport and protocol parts of the Gen2 spec, including support for virtualization. No major new features beyond the data rate boost are expected in the new spec.
RapidIO is widely used on DSPs, especially in applications such as LTE and WiMax base stations and military VME cards, said Tom Cox, executive director of the RapidIO Trade Association. The link appears in chips from Freescale, LSI, Mindspeed, NetLogic and Texas Instruments, he said.
The 10xN standard will define a short-reach specification for links spanning 20 cm and two connectors. A long-reach specification will support distances up to a meter and two connectors. With 10xN, the group plans to move away from its 8b10b encoding scheme to a more efficient alternative yet to be named.
RapidIO is seen as an embedded-friendly alternative to PCI Express and Ethernet, two interconnects much more widely used in board-level designs in computing and communications.
Overcoming the challenges of V-NAND technology
October 22, 2014
For the past 40 years, conventional flash memory has been based on two-dimensional planar structures that make use of floating ...
Sensors for wearables market to double in 2015
IoT cybersecurity: is EDA ready to deliver?
InP circuits set 40Gbps wireless data record
Can Big-data solution free EVs from range anxiety?
Intel, IBM dueling 14nm FinFETS
October 22, 2014
Every digital semiconductor manufacturer and foundry in the world is trying to build 3D FinFETS that rival Intel, which is ...
Visteon concept marries data security and connectivity
Webinar covers ASIC design for MEMS
Utilities keen to own cellular networks
- 5 Best Practices for Designing Flexible Test Stations
- Intelligent PLCs Expand the Internet of Things
- Solutions for Millimeter Wave Wireless Backhaul
- Enter Linduino
InterviewCEO interview: AMS' Laney on driving a sensor-driven business
Kirk Laney, CEO of Austrian mixed-signal chip and sensor company AMS, wants to leverage the opportunity that technology affords to create new markets for sensors and sensor interfaces.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Oscium is giving away three of its iMSO-204L dual analogue iOS oscilloscopes, worth USD400 each. Designed with native Lightning compatibility, the iMSO-204L transforms the iPad, iPhone, and iPod touch into an ultra-portable, two-channel oscilloscope.
Since Apple changed its connector, Oscium has been working to bring native compatibility to its customers. The third generation...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.