RapidIO revs up to 10 Gbits/s
July 19, 2011 // Rick Merritt
The RapidIO Trade Association announced a roadmap to take its interconnect to serial lane speeds of 10 and 25 Gbits/s.
A specification for a Serial RapidIO 10xN standard should be complete by the end of the year. It will support up to 16 10 Gbit/s lanes using the physical layer defined by the IEEE 10GBase-KR standard. The group plans a follow on based on a 25 Gbit/s IEEE standard now in the works.
The 10xN effort marks a third generation for RapidIO. Its Gen2 spec defines links that run at 5 and 6.25 Gbits/s.
The 10xN spec will carry over the existing transport and protocol parts of the Gen2 spec, including support for virtualization. No major new features beyond the data rate boost are expected in the new spec.
RapidIO is widely used on DSPs, especially in applications such as LTE and WiMax base stations and military VME cards, said Tom Cox, executive director of the RapidIO Trade Association. The link appears in chips from Freescale, LSI, Mindspeed, NetLogic and Texas Instruments, he said.
The 10xN standard will define a short-reach specification for links spanning 20 cm and two connectors. A long-reach specification will support distances up to a meter and two connectors. With 10xN, the group plans to move away from its 8b10b encoding scheme to a more efficient alternative yet to be named.
RapidIO is seen as an embedded-friendly alternative to PCI Express and Ethernet, two interconnects much more widely used in board-level designs in computing and communications.
Analog Devices is Sand 9 buyer
September 01, 2015
Piezoelectric MEMS resonator startup Sand 9 Inc. (Cambridge, Mass.) was acquired by Analog Devices Inc. (Norwood, Mass.) ...
Butterfly wings inspire gas sensing innovation
SEMI Europe appoints new president
Will hardware-based virtualized GPU cards shrink the market?
Plessey clinches GBP6.7m grant for LED production expansion
Fraunhofer develops cost-effective wireless charging system
September 01, 2015
Wireless charging for battery-electric vehicles will get one step closer with the prototype system developed by Fraunhofer ...
Grab Altera's latest MAX 10 FPGA kit
Smart mouth guard monitors health markers in real time
Wearable: 'Hardware Ponzi Scheme'
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
- Software-Defined Radio Handbook
- Why Making the Move from a Variable Transformer to a VariPLUS is the Right Decision
- Automating Leakage and Functional Testing
InterviewCEO interview: Ambiq sees broader options for low voltage
Mike Noonen, recently appointed interim CEO at microcontroller startup Ambiq Micro, discusses the focus and opportunities for this pioneering company designing circuits that can operate below the threshold ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Altera is giving away three of its second-generation Nios II Embedded Evaluation Kit (NEEK), worth 9 each, for EETimes Europe's readers to win.
The feature-rich platform provides a fast and simple way for embedded designers to experience the capabilities of a custom embedded processor in a non-volatile FPGA.
MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.