Researchers carve CPU into plastic foil
November 23, 2010 // Rick Merritt
A crude microprocessor built from two thin sheets of plastic foil may steal some of the spotlight from traditional CPU giants when it debuts at a seminal industry event in February. The International Solid State Circuits Conference will also host papers on a 5.2 GHz processor from IBM and an Intel Itanium chip packing 54 Mbytes cache.
"The organic processor is showing real promise though it is some distance from real utility," said Ken Smith, one of the organizers of ISSCC.
At the other end of the spectrum IBM will describe what ISSCC organizer claim is one of the fastest microprocessors to date, a 5.2 GHz CMOS chip designed for the company's Z-series mainframes. The four-core CPU, built in a 45nm siliconon-insulator process, packs nearly 30 Mbytes of cache and will be used in IBM's zEnterprise 196 systems.
The paper will describe how IBM overcame timing, power and noise issues to hit the 5.2 GHz data rate at a time when other CPU designers are keeping a lid on clocks to conserve power. "The IBM Z-series guys have a different perspective on building processors even from the IBM Power processor people," said David Kanter, who edits a Web site on microprocessor design.
Intel will aim to set its own record with a 32nm Itanium processor that packs 3.1 billion transistorsmuch of it for a whopping 54 Mbyte cache. "Thats nearly twice anything else in on-chip cache," said Kanter who wrote an analysis of the chip.
The eight-core Poulson processor measures 544mm2 compared to 512mm2 for the IBM Z-series chip. Poulson uses a version of Intel's Quick Path Interconnect scaled up to an estimated 8 GTransfers/second as well as an on-chip ring bus both borrowed from the company's Nehalem x86 server processors.
"This shows Intel is doing more reuse across chips," said Kanter.
Separately, Intel and archrival Advanced Micro Devices will face off with papers describing processors set to debut in January that merge x86 and graphics cores. Intel will describe its 32nm Sandy Bridge that combines four x86 cores with a graphics core. AMD will discuss its 40nm Zacate processor using two new Bobcat x86 cores and a Radeon HD5000 graphics core.All news
Cadence breaks into top four in semi IP core ranking
April 23, 2014
Cadence Design Systems Inc. moved into the top four of semiconductor IP core suppliers in 2013 spurred by its renewed IP ...
Get your IT infrastructure assessed for free
Custom processor tool wins $2.8m backing
Mixture of graphene/carbon nanotubes produce low-cost ultracapacitors
OLEDs help NASA focus space biology research
Display Stream Compression standard boosts display interfaces to 8K
April 23, 2014
The Video Electronics Standards Association (VESA), working in liaison with the MIPI Alliance, has unveiled the Display Stream ...
Hard wired floating point changes FPGA
Printoo: printed electronics made Arduino-compatible
Magnetic RAM set for 50% CAGR, says report
- USB 5V 2.5A Output, 42V Input Synchronous Buck with Cable Drop Compensation
- Measurement applications across multiple test platforms
- Supplying DC input power to string inverters
- Supplying DC input power for HEV testing
InterviewHeartbleed challenges the Internet of Thing
The Heartbleed security bug is a key example of the fundamental security challenge for the Internet of Things says Green Hills Software as it launches a new security group.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten XMC1200 lighting application kits, worth 100 Euros each, for EETimes Europe's readers to win.
Each kit combines Infineon’s brightness and colour control XMC1200 CPU board to drive flicker free LED dimming and colour changing, together with a colour LED card and a white LED card.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.