Second generation 65-GSa/s 8-bit ADC technology focuses on 100G optical transport
September 13, 2010 // Paul Buckley
Fujitsu Semiconductor Europe announces its second generation 8-bit CHArge-mode Interleaved Sampler (CHAIS) ADC for optical transport designs based on coherent detection. The new generation supports data rates from 55 to 65 GSa/s and is based on the same ADC architecture as Fujitsu's 56 GSa/s CHAIS ADC in 65 nm.
The device offers the ultra-fast sampling rates, wideband input, low noise and high resolution required for long-haul links with data rates of 100Gbps and higher over a single wavelength.
Implemented in a high-performance 0.9 V 40 nm CMOS technology, the 65 GSa/s CHAIS ADC surpasses even the low power performance of the first generation and will support higher FEC overheads for longer reach. The fundamentals of the CHAIS architecture allow for scalability to even higher sampling rates for future transport data rates (400 Gbps/1Tbps) and power dissipation that scales with smaller process feature size. Typical power dissipation for a single CHAIS ADC channel in 40 nm is only 1.2 W, down 50% from the power per channel in 65 nm.
Fujitsu's 4-channel CMOS design allows for more efficient integration with coherent receiver digital cores, typically comprising tens of millions of logic gates and a multi-terabit data transfer rate across the interface between core and ADCs. For the design of single-die transceiver SoCs in 40 nm, the Fujitsu IP offering includes high speed 11Gbps SerDes, supporting a range of protocols and data rates, and will also include a complementary high speed 55 to 65 GSa/s 8-bit DAC.
Fujitsu Semiconductor Europe will be demonstrating the 65GSa/s CHAIS performance at the European Conference on Optical Communications (ECOC) in Turin, Italy later this month. As with the previous generation CHAIS ADC technology, a development kit for the 65GSa/s ADC will be available in January 2011 for customers to evaluate their modulation and FEC algorithm performance using silicon based on field-proven architectures.
More information about the Fujitsu Semiconductor Europe 8-bit (CHAIS) ADC at
Design win; IDT meets IKEA
April 24, 2015
Integrated Device Technology, Inc. (IDT) has disclosed that IKEA has chosen IDT’s wireless power transmitters to embed in ...
Eurotech to offload its cloud offering to iNebula
Electric vehicles: Driving range decides
Samsung details its flex display
3D-printing aerogels for energy storage
Gartner lowers 2015 chip market growth forecast
April 23, 2015
A mix of currency shifts, excess inventory and the end a PC upgrade cycle is set to slow growth in the global semiconductor ...
Hexagon, Xylon join forces for smart CT-based quality control systems
PSA, IBM tie Connected Car to the Internet of Things
Disposable sensor patch analyses golfers' swing
- Smart Capacitive Design Tips
- Wireless MCUs and IoT
- Battery Management System Tutorial
- Deciding if Automated Test is right for your Company
InterviewInfineon: CAN FD success goes at the expense of FlexRay
The faster version of the venerable CAN bus, CAN FD is currently taking off at several carmakers. Infineon's Thomas Böhm, Head of Body / Automotive, believes this could well go at the expense of FlexRay. ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, DecaWave is offering EETimes Europe's readers the chance to win two TREK1000 kits to evaluate its Ultra-Wideband (UWB) indoor location and communication DW1000 chip in different real-time location system topologies.
Worth €947, the kit allow designers to prove a concept within hours and have a prototype ready in days. Based on the two-way ranging scheme, the kit lets you test...MORE INFO AND LAST MONTH' WINNERS...
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.