Second generation 65-GSa/s 8-bit ADC technology focuses on 100G optical transport
September 13, 2010 // Paul Buckley
Fujitsu Semiconductor Europe announces its second generation 8-bit CHArge-mode Interleaved Sampler (CHAIS) ADC for optical transport designs based on coherent detection.† The new generation supports data rates from 55 to 65 GSa/s and is based on the same ADC architecture as Fujitsu's 56 GSa/s CHAIS ADC in 65 nm.
The device offers the ultra-fast sampling rates, wideband input, low noise and high resolution required for long-haul links with data rates of 100Gbps and higher over a single wavelength.
Implemented in a high-performance 0.9 V 40 nm CMOS technology, the 65 GSa/s CHAIS ADC surpasses even the low power performance of the first generation and will support higher FEC overheads for longer reach. The fundamentals of the CHAIS architecture allow for scalability to even higher sampling rates for future transport data rates (400 Gbps/1Tbps) and power dissipation that scales with smaller process feature size. Typical power dissipation for a single CHAIS ADC channel in 40 nm is only 1.2 W, down 50% from the power per channel in 65 nm.
Fujitsu's 4-channel CMOS design allows for more efficient integration with coherent receiver digital cores, typically comprising tens of millions of logic gates and a multi-terabit data transfer rate across the interface between core and ADCs. For the design of single-die transceiver SoCs in 40 nm, the Fujitsu IP offering includes high speed 11Gbps SerDes, supporting a range of protocols and data rates, and will also include a complementary high speed 55 to 65 GSa/s 8-bit DAC.
Fujitsu Semiconductor Europe will be demonstrating the 65GSa/s CHAIS performance at the European Conference on Optical Communications (ECOC) in Turin, Italy later this month. As with the previous generation CHAIS ADC technology, a development kit for the 65GSa/s ADC will be available in January 2011 for customers to evaluate their modulation and FEC algorithm performance using silicon based on field-proven architectures.
More information about the Fujitsu Semiconductor Europe 8-bit (CHAIS) ADC at
The great IoT threat: how to avoid common security pitfalls during application development
December 01, 2015
The future potential of the Internet of Things has been well documented. Cisco Systems estimates 25 billion devices will ...
Driven by IEEE Standards, Ethernet Hits the Road in 2016
Toshiba considers listing or partial sale of chip business
Transparent LED displays built on monolayer semiconductors
Startup wants to be the ARM of neuromorphic cores
A tech correction is coming
November 30, 2015
A tech correction is coming. The only remaining question marks are when it will happen and how bad it will be. Let's take ...
Delayed roadmap set for debut at TSensors Summit
Tower buys Maxim's Texas wafer fab
Deterministic motor control with FPGAs
- Digital Power System Management - Take Control of Your Power Supplies
- Battery Size Matters
- Software-Defined Radio Handbook - 11th edition
- Multichemistry Buck Battery Charger Controller
InterviewCEO interview: InvenSense's Abdi on expanding MEMS horizons
InvenSense Inc. is a MEMS company that has epitomized a fabless approach to a sector that is still highly reliant on a thorough grasp of the manufacturing and packaging processes. We interviewed CEO Behrooz ...
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Microsemi is giving away two SmartFusion2 dual-axis motor control starter kits, worth 9 each, for EETimes Europe's readers to win.
The kit will let you try out Microsemi's deterministic motor control solution, compliant with industry coding standards for developing safe and reliable software for embedded applications.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.