Second generation 65-GSa/s 8-bit ADC technology focuses on 100G optical transport
September 13, 2010 // Paul Buckley
Fujitsu Semiconductor Europe announces its second generation 8-bit CHArge-mode Interleaved Sampler (CHAIS) ADC for optical transport designs based on coherent detection. The new generation supports data rates from 55 to 65 GSa/s and is based on the same ADC architecture as Fujitsu's 56 GSa/s CHAIS ADC in 65 nm.
The device offers the ultra-fast sampling rates, wideband input, low noise and high resolution required for long-haul links with data rates of 100Gbps and higher over a single wavelength.
Implemented in a high-performance 0.9 V 40 nm CMOS technology, the 65 GSa/s CHAIS ADC surpasses even the low power performance of the first generation and will support higher FEC overheads for longer reach. The fundamentals of the CHAIS architecture allow for scalability to even higher sampling rates for future transport data rates (400 Gbps/1Tbps) and power dissipation that scales with smaller process feature size. Typical power dissipation for a single CHAIS ADC channel in 40 nm is only 1.2 W, down 50% from the power per channel in 65 nm.
Fujitsu's 4-channel CMOS design allows for more efficient integration with coherent receiver digital cores, typically comprising tens of millions of logic gates and a multi-terabit data transfer rate across the interface between core and ADCs. For the design of single-die transceiver SoCs in 40 nm, the Fujitsu IP offering includes high speed 11Gbps SerDes, supporting a range of protocols and data rates, and will also include a complementary high speed 55 to 65 GSa/s 8-bit DAC.
Fujitsu Semiconductor Europe will be demonstrating the 65GSa/s CHAIS performance at the European Conference on Optical Communications (ECOC) in Turin, Italy later this month. As with the previous generation CHAIS ADC technology, a development kit for the 65GSa/s ADC will be available in January 2011 for customers to evaluate their modulation and FEC algorithm performance using silicon based on field-proven architectures.
More information about the Fujitsu Semiconductor Europe 8-bit (CHAIS) ADC at
Google locks future wearable IP with smart lens patents
April 16, 2014
Yesterday, 15th of April, US-based Google fans were granted the privilege to exchange $1500 for a “pair” of Google Glass. ...
Porsche connects infotainment to cloud with HTML5
Anglia signs with DEM Manufacturing
RFMW Ltd to distribute Aviacomm’s transceivers
Sensors, actuators market on 11% CAGR to 2018
Additional conference complements Sensor + Test trade fair
April 15, 2014
As an add-on to the Sensor + Test trade fair later this year in Nuremberg (Germany), the organizer plans to launch the European ...
End of Windows XP boosted 1Q14 PC sales, says Gartner
Global HB LED market set to shine by 2018
Chinese smartphone maker undercuts western companies
- USB 5V 2.5A Output, 42V Input Synchronous Buck with Cable Drop Compensation
- Measurement applications across multiple test platforms
- Supplying DC input power to string inverters
- Supplying DC input power for HEV testing
InterviewHeartbleed challenges the Internet of Thing
The Heartbleed security bug is a key example of the fundamental security challenge for the Internet of Things says Green Hills Software as it launches a new security group.
Filter WizardCheck out the Filter Wizard Series of articles by Filter Guru Kendall Castor-Perry which provide invaluable practical Analog Design guidelines.
Linear video channel
READER OFFERRead more
This month, Arrow Electronics is giving away ten XMC1200 lighting application kits, worth 100 Euros each, for EETimes Europe's readers to win.
Each kit combines Infineon’s brightness and colour control XMC1200 CPU board to drive flicker free LED dimming and colour changing, together with a colour LED card and a white LED card.
December 15, 2011 | Texas instruments | 222901974
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.